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Abstract
The field of Bioinformatics and Computational Biology (BCB), a relatively new discipline
which spans the boundaries of Biology, Computer Science and Engineering, aims to develop
systems that help organise, store, retrieve and analyse genomic and other biological
information in a convenient and speedy way. This new discipline emerged mainly as a result
of the Human Genome project which succeeded in transcribing the complete DNA sequence
of the human genome, hence making it possible to address many problems which were
impossible to even contemplate before, with a plethora of applications including disease
diagnosis, drug engineering, bio-material engineering and genetic engineering of plants and
animals; all with a real impact on the quality of the life of ordinary individuals.
Due to the sheer immensity of the data sets involved in BCB algorithms (often measured in
tens/hundreds of Gigabytes) as well as their computation demands (often measured in Tera-
Ops), high performance supercomputers and computer clusters have been used as
implementation platforms for high performance BCB computing. However, the high cost as
well as the lack of suitable programming interfaces for these platforms still impedes a wider
undertaking of this technology in the BCB community. Moreover, with increased heat
dissipation, supercomputers are now often augmented with special-purpose hardware (or
ASICs) in order to speed up their operations while reducing their power dissipation.
However, since ASICs are fully customised to implement particular tasks/algorithms, they
suffer from increased development times, higher Non-Recurring-Engineering (NRE) costs,
and inflexibility as they cannot be reused to implement tasks/algorithms other than those
they have been designed to perform. On the other hand, Field Programmable Gate Arrays
(FPGAs) have recently been proposed as a viable alternative implementation platform for
BCB applications due to their flexible computing and memory architecture which gives them
ASIC-like performance with the added programmability feature.
In order to counter the aforementioned limitations of both supercomputers and ASICs, this
research proposes the use of state-of-the-art reprogrammable system-on-chip technology, in
the form of platform FPGAs, as a relatively low cost, high performance and reprogrammable
implementation platform for BCB applications. This research project aims to develop a
sophisticated library of FPGA architectures for bio-sequence analysis, phylogenetic analysis,
and molecular dynamics simulation.
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1.1 Introduction and Motivation
The field of Bioinformatics and Computational Biology (BCB), a relatively
new discipline which spans the boundaries of Biology, Computer Science
and Engineering, aims to develop systems that help organise, store, retrieve
and analyse genomic and other biological information in a correct and
speedy way. Bioinformatics refers to the analysis and the management of
biological information while the term computational biology is more often
used to address physical and mathematical simulations of biological
processes [1].
This new discipline emerged mainly as a result of the Human Genome
project which succeeded in transcribing the complete DNA sequence of the
human genome, hence making it possible to address many problems which
were impossible to even contemplate before, with a plethora of applications
including disease diagnosis, drug engineering, bio-material engineering and
genetic engineering of plants and animals; all with a real impact on the
quality of the life of ordinary individuals. However, the ample amount of
genomic information has led to an absolute requirement for specialized BCB
tools to analyze a huge volume of data in reasonable time frames.
Due to the sheer immensity of the data sets involved in BCB algorithms
(often measured in tens/hundreds of Gigabytes) as well as their computation
demands (often measured in Tera-Ops), high performance supercomputers
and computer clusters have been used as implementation platforms for high
performance BCB computing. However, the high cost as well as the lack of
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suitable programming interfaces for these platforms still impedes a wider
undertaking of this technology in the BCB community. Moreover, with
increased heat dissipation, supercomputers are now often augmented with
special-purpose hardware (or ASICs) in order to speed up their operations
while reducing their power dissipation. However, since ASICs are fully
customised to implement particular tasks/algorithms, they suffer from
increased development times, higher Non-Recurring Engineering (NRE)
costs, and inflexibility as they cannot be reused to implement
tasks/algorithms other than those they have been designed to perform. On
the other hand, Field Programmable Gate Arrays (FPGAs) have recently been
proposed as a viable alternative implementation platform for BCB
applications due to their flexible computing and memory architecture which
gives them ASIC-like performance with the added programmability feature.
1.1.1 Genomic Data
Genomic data consist of DNA and protein sequences as well as RNA and
gene expression profiles. DNA strings are sequences of nucleotides ranging
over the 4-letters (i.e. A, C, G and T) alphabet which leads to a 2-bit encoding
scheme that is well suited for FPGA hardware in comparison to a 32-bit or
64-bit Von Neumann computer architecture. Length of a DNA sequence
varies from a few thousands characters (for a single gene) to several billions
characters (for a complete genome). On the other hand, protein sequences are
translated from DNA strings on 6 possible reading frames as illustrated in
figure 1.1. Therefore, proteins are strings of characters over a generally used
20-letter (i.e. A, C, D, E, F, G, H, I, K, L, M, N, P, Q, R, S, T, V, W, Y) alphabet
of amino acids. Their length ranges from a few tens to a few thousands
characters.
DNA and protein sequences are stored, organized and indexed in genomic
databases. Two well-known databases for protein sequences are SWISS-PROT
2
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Figure 1.1: Translation of a DNA string to protein strings according to the 6
different reading frames
and Protein Data Bank while GenBank and EMBL are two examples of DNA
databases. These databases containing millions of sequences exchange data
on a daily basis and new releases are made every two months to incorporate
new genomic data coming from worldwide research institutes. As these
biological sequence banks are growing exponentially as illustrated in figure
1.2 for GenBank, performing computation on the growing mass of genomic
data becomes more and more challenging [2].
1.2 Objective and Contributions
In order to counter the aforementioned limitations of both supercomputers
and ASICs, this thesis proposes the use of state-of-the-art reprogrammable
system-on-chip technology, in the form of platform FPGAs, as a relatively
low cost, high performance and reprogrammable implementation platform
for BCB applications. The research question in this thesis is to assess the
viability of FPGAs as a high performance platform for BCB. This research
project aims to develop a sophisticated library of FPGA architectures for a






• Molecular Dynamics Simulation
In BCB, biological sequence alignment is a very common task where subject
sequences from a large database are aligned to a query sequence to find
similarities between the query sequence and the database sequences [2],
Furthermore, phylogenetic analysis is the investigation of the evolution and
relationships among organisms that is widely used in the fields of system
biology and comparative genomics [3]. Moreover, Molecular Dynamics (MD)
is a deterministic simulation technique often performed to help understand
the properties of assemblies of molecules in terms of their structure and the
microscopic interactions between them [4]. MD simulations act as a bridge
between microscopic length and time scales and the macroscopic world of
the laboratory, serving as a complement to conventional experiments.
The results of these case studies are studied to assess the efficacy and
efficiency of FPGAs for implementing BCB algorithms. The main
contributions of this thesis are summarized in the rest of this section.




A major application of sequence alignment is to infer biological information
about a newly discovered sequence from a set of previously annotated
sequences, something which is extremely useful in early disease diagnosis
and drug engineering [2], However, sequence alignment is a computationally
intensive operation, and with biological sequence databases growing at an
exponential rate, desktop computers alone cannot be relied upon to perform
this task within acceptable execution times. In the fourth chapter of the
thesis, we hence present the first FPGA implementation of the Position
Specific Iterated BLAST (PSI-BLAST) [5] which is a heuristic biological
sequence alignment algorithm widely used by the BCB community in order
to detect distant relationships among query and database sequences. The
resulting implementation outperforms an equivalent desktop-based software
implementation by at least one order-of magnitude.
Phylogenetic analysis is particularly important in drug and vaccine
development [3]. In molecular-based phylogenetic analysis, the relationship
between species is estimated by inferring the common history of their genes
and then phylogenetic trees are constructed to illustrate evolutionary
relationships among genes and organisms. However, phylogenetic tree
construction is also a computationally intensive operation and the number of
theoretically possible tree topologies grows exponentially with the number of
species under consideration. In the fifth chapter of the thesis, the detailed
design of a FPGA core for molecular-based phylogenetic analysis with
Maximum Parsimony (MP) method [6] and its implementation on the nodes
of an FPGA-based supercomputer named Maxwell is hence presented. The
resulting implementation outperforms an equivalent desktop-based software
implementation (i.e. PAUP) by very high orders-of magnitude.
Carrying out MD simulations of biomolecules provide a molecular picture of
the structure and behavior of biological systems such as enzymes, proteins,
5
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DNA strands and membranes. This allows scientists to advance their
understanding of biologically important molecules. The MD method has
applications in the fields of protein engineering [7], drug design [8] and
refinements of structures based on X-ray [9] and NMR experiments [10].
However, biological systems of interest have sizes ranging from a few tens of
thousands to millions of atoms and thus performing MD simulation of a
biological process, such as protein folding, for a reasonable physical time
requires enormous amounts of computational effort and may take years to
complete on conventional computers. Therefore, it is mandatory to utilize
faster computing platforms. In the sixth chapter of this thesis, we hence
present the detailed design and implementation of a MD processor core on
the Maxwell FPGA-based supercomputer. This FPGA core parallelises all the
necessary operations to compute the non-bonded interactions in the Large-
scale Atomic/Molecular Massively Parallel Simulation (LAMMPS) software
tool. The timing performance figures of this MD core for the pairwise L] and
short-range Coulombic (via PPPM) interaction computations in the MD
simulations of systems with various numbers of atom shows performance
gains over the pure software implementation by factors of up to 13 on two
nodes of the Maxwell machine
1.3 Thesis Structure
The structure of this thesis is set out as follows:
• Chapter 2 presents fundamentals and characteristics of reconfigurable
computing. Furthermore, specific reconfigurable computing architectures
are briefly outlined and reconfiguration technology is shortly described.
Mapping algorithms to reconfigurable hardware is also introduced before
providing various application fields for reconfigurable computing.
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• Chapter 3 introduces an important form of reconfigurable logic (i.e.
FPGA) that has been widely used in reconfigurable computing, and
provides a brief overview of its basic architecture, programming the
architecture and additional specialized function resources. Furthermore,
an FPGA-based supercomputer named Maxwell is elaborately described
towards the end of the chapter.
• Chapter 4 first presents essential background information on the general
BLAST algorithm. Then, the design and implementation of a novel FPGA
core for Position Specific Iterated BLAST is elaborated. Following this,
implementation results are presented and then evaluated comparatively
with the performance of equivalent software implementations running on
a desktop computer.
• Chapter 5 first presents essential background information on phylogenetic
analysis and discusses related prior works in the literature. Furthermore,
the MP method for molecular based phylogenetic tree construction is
detailed. Then, the design and implementation of a novel FPGA core for
the MP method is elaborated. Following this, implementation results are
presented and then evaluated comparatively with equivalent software
implementations running on a desktop computer.
• Chapter 6 first presents essential background information on MD
simulation and discusses related prior works in the literature.
Furthermore, LAMMPS MD simulation software is introduced and the
general system architecture is explained. Then, the design and
implementation of a novel FPGA core for computing the non-bonded
interactions in a MD simulation is elaborated. Following this,
implementation results are presented and then evaluated comparatively
with equivalent pure software implementations.
Introduction
• Chapter 7 presents the summary and outlines the conclusions of this
thesis. Several areas for potential future research are also suggested.
• Appendix A presents the journal papers published and awaiting
acceptance as a result of the work carried out in completion of this thesis.
• Appendix B presents the conference papers published and awaiting
acceptance as a result of the work carried out in completion of this thesis.
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Chapter 2
An Introduction to Reconfigurable Computing:
Accelerating Computation with FPGAs
2.1 Introduction
Reconfigurable Computing (RC), the use of programmable logic to accelerate
computation, is emerging as a new computing paradigm with the
commercial availability of reconfigurable logic [1]. Simply, reconfigurable
logic is a special kind of hardware circuit which can be reconfigured into
whatever logic the user desires by programming some kind of configuration
memory.
Reconfigurable computing is becoming increasingly attractive for many
applications since it utilizes hardware that can be adapted for specific
computations in each application without compromising performance and
hence promises an intermediate trade-off between performance and
flexibility. Reconfigurable architectures can exploit fine-grained and coarse¬
grained parallelism available in applications because of the adaptability
feature, thus providing significant performance advantages compared to
general purpose architectures, such as microprocessors, particularly for high
performance, low volume applications that incorporate inherent instruction-
level parallelism. Other advantages of reconfigurable computing include
reduced power consumption, improved time-to-market, improved
upgradability and reduction in size and hardware count, and hence in cost.
In the rest of this chapter, fundamentals and characteristics of reconfigurable
computing is first presented. Then, specific reconfigurable computing
architectures are briefly outlined and reconfiguration technology is shortly
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described. Mapping algorithms to reconfigurable hardware is also
introduced before providing various application fields for reconfigurable
computing. Finally, concluding remarks will be presented.
2.2 Fundamentals of Reconfigurable Computing
Reconfigurable computing systems contain coupled microprocessors and
reconfigurable devices, such as Field Programmable Gate Arrays (FPGAs),
where reconfigurable devices are used as coprocessors in the design that are
deployed to execute the small portion of the application taking possibly the
most of the time for the purpose of acceleration. Obviously, FPGAs can
achieve this task only when computations lend themselves to
implementation in hardware, subject to the limitations of the currently
utilized FPGA chip architecture and the specified data transfer constraints.
A reconfigurable computing architecture composed of a General-Purpose
Processor (GPP) and some reconfigurable hardware logic is illustrated in
figure 2.1 adapted from [12]. In this architecture, the reconfigurable
hardware logic executes application-specific, computation intensive, such as
the encryption task (Ci) and the image processing task (C5), while the GPP is
used to control the behaviour of these tasks running in the reconfigurable
hardware logic and to coordinate external Input/Output (I/O)
communications between two processing units. When reconfigurable
hardware logic has finished the computation of its task, such as the
encryption task Ci, the processor reconfigures that hardware logic to execute
another task, such as the signal processing task C2, as shown in figure 2.1.
Furthermore, during this reconfiguration process, the image processing task
C5 continues to execute without any interruption. Note that the
reconfigurable computing architecture can also be defined as Hardware-On-
Demand or general-purpose custom hardware [12].
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RH,: Empty Reconfigurable Hardware Logic
C,: Encryption Task C2: Signal Processing Task
C6: Image Processing Task
Figure 2.1: Reconfigurable Computing [12]
2.3 Characteristics of Reconfigurable Computing
Computing was traditionally classified into general-purpose computing
performed by a GPP and application-specific computing performed by an
Application-Specific Integrated Circuit (ASIC) [12].
A general-purpose computer is a single Integrated Circuit (IC), called a
microprocessor or GPP, that provide a flexible computing platform by being
able to execute a large class of applications with its fixed function
components. The same fixed hardware can be used for many applications
since they are executed by decoding a stream of instructions from software
and operating on data stored in memory. However, the performance
achievable by microprocessors is severely limited by the sequential
instruction decoding and execution, memory access bottleneck and fixed
control architecture.
An ASIC is an IC which integrates several functions or logic control block for
a specific application into one single chip. Hence, each ASIC has a fixed
11
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functionality and high performance for a restricted set of applications.
However, fixed resource and algorithm architecture of ASICs restrict the
flexibility and exclude any upgrades in features and algorithms.
On the other hand, reconfigurable computing has the advantages of both
computing systems. In reconfigurable computing, the functions of a system
can be altered by configuring a fixed set of logic resources through memory
settings, where the fixed set of logic resources include logic blocks, I/O
blocks, routing blocks and application-specific blocks, and memory settings
can be achieved by the programming of configuration bits that control the
functions of these logic resources [12]. The table below compares the
characteristics of the three mentioned computing systems.
In table 2.1, it can be observed that reconfigurable computing benefits from
both configurable computing resources (called configware) and configurable
algorithms (called flowware). Furthermore, the performance of reconfigurable
computing systems is better that general-purpose systems and the cost is
smaller than that of ASICs, whereas reconfigurable systems consume more
power than ASICs. Moreover, high flexibility is the main advantage of the
reconfigurable system while lacking a mature computing model is its main
disadvantage. Finally, the Non-Recurring Engineering (NRE) cost of
reconfigurable systems which represent the design effort is between that of
general-purpose computers and ASICs.





Resources Fixed Fixed Configware
Algorithms Software Fixed Flowware
Performance Low High Medium
Cost Low High Medium
Power Medium Low Medium
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Flexibility High Low High
Computing Model Mature Mature Immature
NRE Cost Low High Medium
Therefore, it can be concluded that reconfigurable computing is a trade-off
between general-purpose computing and application-specific computing
since it aims to achieve a balance among performance, flexibility, cost, power
and design effort. Due to the mentioned characteristics of reconfigurable
computing, it has been used widely for several years to enhance the
performance of many applications in a large variety of domains, as will be
described in subsection 2.7.
2.4 Reconfigurable Computing System Architectures
Figure 2.2 adapted from [1] shows that FPGAs form the processing building
blocks of reconfigurable computers. Most reconfigurable computing systems
are constructed by plugging an accelerator board into the I/O slot of a
microprocessor, where the plug-in board typically contains:
• One or more FPGAs,
• Interface logic (i.e. IF) for the FPGAs to communicate with the
microprocessor's I/O bus,
• Memory local to the reconfigurable computing board such as Static
Random Access Memory (SRAM) and/or Synchronous Dynamic RAM
(SDRAM) with Double Data Rate (DDR) or Quad Data Rate (QDR),
• Analogue/Digital (A/D) converters or serial communication interface to
acquire data or communicate over a network.
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The reconfigurable computing system can be used in two scenarios to
accelerate a computation. In the first scenario, the host sends data to the
reconfigurable computing memory subsystem, and then the FPGAs perform
compute-intensive operations on the on-board data and write results back
into the local memory, which are then retrieved by the host. Another option
in this scenario is that FPGAs process data streams acquired externally from
the serial I/O interface with high bandwidth capability, and then send
processed data to the host processor after some data reduction operations [1],
In the second scenario, reconfigurable system is used as an acceleration
component of a supercomputer, where the I/O interface on the FPGA board
is used to access to the interconnection network of the supercomputer over
which an FPGA communicates with processors and other FPGAs.
Figure 2.2: Reconfigurable computing system [1]
Typically, a reconfigurable system is made up of one or more processors, one
or more reconfigurable fabrics, and one or more memories. Reconfigurable
14
An Introduction to Reconfignrable Computing: Accelerating Computation with FPGAs
systems are often classified according to the extent the reconfigurable fabric
and the Central Processing Unit (CPU) are coupled with each other [13]. Five
such classifications are presented in figure 2.3.
In figure 2.3 (a), the reconfigurable fabric is in the form of one or more
standalone devices, where the processor use its input and output
mechanisms to communicate with the reconfigurable fabric. Since the data
transfer between the processor and the fabric is relatively slow in this
configuration, it only makes sense to use this architecture when the fabric can
do a significant amount of processing without requiring any processor
intervention. However, it is by far the most commonly used reconfigurable
system architecture. On the other hand, figure 2.3 (b) and figure 2.3 (c) show
two structures where the reconfigurable fabrics are used in the forms of
attached processing unit and co-processor, respectively. Both of these
architectures have a lower communication cost compared to the one shown
in figure 2.3 (a).
Furthermore, the processor and the fabric is very tightly coupled in the
architecture presented in figure 2.3 (d), where the reconfigurable fabric is
part of the processor itself to form a reconfigurable functional unit that
allows for the creation of custom instructions for the processor. Finally, in
figure 2.3 (e), the processor is embedded in the fabric either as a 'hard', or
'soft' core which is implemented using the resources of the reconfigurable
fabric itself.
In all of these architectures, the FPGAs serve as coprocessors to the
microprocessors where the main application runs on the microprocessors,
while the FPGA handle kernels that have a long execution time. These
kernels typically incorporate data-parallel overlapped computations that can
be efficiently implemented in hardware as fine-grained architectures, such as
Single-Instruction, Multiple-Data (SIMD) engines, pipelines and systolic
arrays [14].
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Figure 2.3: Five classes of reconfigurable computing systems [13]
16
An Introduction to Reconfigurable Computing: Accelerating Computation with FPGAs
2.5 Reconfiguration Technology
Reconfigurable computing has become a popular field due to the advent of
FPGAs in the 1980s, which are integrated circuits containing programmable
logic components and programmable interconnects. Hardware personality of
an FPGA, whose internal structure based on the Xilinx style is shown in
figure 2.4, can be completely redefined simply by loading a new
configuration analogous to loading new software modules onto a
microprocessor or Digital Signal Processor (DSP). Hence, an FPGA chip can be
reprogrammed to perform a different function unlike ASICs that perform a
single specific function for the lifetime of a chip.
The FPGA is a regularly tiled two-dimensional array of logic blocks which
can be programmed to duplicate the functionality of basic logic gates or
functional intellectual properties. Furthermore, the logic blocks communicate
through a programmable interconnection network. FPGAs also include
memory elements composed of simple flip-flops or more complete blocks of
memories [12]. A detailed description of FPGA will be presented in section 3.
Figure 2.4: FPGA internal structure based on the Xilinx style [15]
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2.6 Mapping Algorithms to Hardware
Mapping an algorithm onto a collection of configurable logic blocks is a
complex task where Hardware Description Languages (HDLs), High Level
Languages (HLLs) or schematic entry tools are commonly used to create
reconfigurable computing configurations. However, compiling an
algorithmic description (either in HDL or HLL) to a reconfigurable device,
such as an FPGA, necessitates a long tool chain whose ultimate output, the
configuration bitstream, may take hours to be generated.
Designers need Computer-Aided Design (CAD) tools to construct a
reconfigurable computing system. For instance, a design analysis tool for
architecture design, a synthesis tool for hardware construction, a simulator
for hardware behaviour simulation, and a placement and routing tool for
circuit layout are required for system design and implementation [12].
Commonly used commercial FPGA and Electronic Design Automation
(EDA) tools with various functionalities from different vendors are listed in
table 2.2.
Table 2.2: Commercial Reconfiguration Tools [12]
Functionality Tool Name FPGA/EDA Company
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vcs Synopsys
Verilog-XL Cadence
Figure 2.5 illustrates the typical FPGA design flow where the first step is a
synthesis process that generates a technology-mapped netlist from HDL
descriptions. Then, FPGA-specific tools map these gate-level descriptions
onto configurable logic blocks and routes, and perform placing and routing
to produce the binary configuration bitstream which can be used to
reconfigure the FPGA chip. Furthermore, simulations, timing analyses and
other verification methodologies are utilized to validate the results of
synthesis, mapping, placing and routing, as can be observed in figure 2.5.
Figure 2.5: Typical FPGA design flow [15]
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2.7 Reconfigurable Computing Applications
Although there are several challenges associated with converting algorithms
into hardware, reconfigurable computing has flourished as a disciple and has
been widely applied in a large variety of domains. Reconfigurable
computing has enhanced the performance in the following application fields
that are characterized by heavy computation tasks and large amounts of data
required to be processed, with the additional need for adaptation to the
dynamical requirements of the data streams and algorithms [12]:
• Embedded Systems [16]
• System on Chips (SoCs) [17]
• Digital Signal Processing [18]
• Image Processing [19]
• Network Security [20]
• Bioinformatics and Computational Biology [21]
• Supercomputing [22]
• Cryptanalysis [23]
• Boolean Satisfiability problem [24]
• Spacecrafts and Military applications [25]
2.8 Summary
In this chapter, we discussed fundamentals and characteristics of
reconfigurable computing. Then, specific reconfigurable computing
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architectures and reconfiguration technology were introduced. Later,
mapping algorithms to reconfigurable hardware was explained. We




Reconfigurable Logic Devices and the
Maxwell FPGA-based Supercomputer
3.1 Introduction
Although reconfigurable computing was conceived as early as I960, the
recent developments in reconfigurable computing were made possible by the
availability of logic devices which can be easily programmed to perform a
large variety of functions [1]. FPGAs were the first significantly available
field-programmable devices that achieved enough density to perform
significant portions of a computation. Arrays of simple logic functions and
memories (e.g. flip-flops) which can be connected through programmable
interconnection networks are provided in these chips for the designer.
In the beginning, the FPGA devices from companies such as Xilinx, Altera
and Actel provided relatively little logic, however later generations provided
enough logic to enable the direct implementation of many computational
algorithms in reconfigurable logic devices. Today's FPGAs have reached so
high logic densities that they have developed into devices which can be used
to build complete Systems on a Programmable Chip (SoPCs) with the
provision of specialized function blocks such as embedded SRAM blocks of
various sizes, Digital Signal Processing (DSP) blocks, multi-gigabit serial 1/O
units and embedded microprocessors.
The goal of this chapter is to introduce an important form of reconfigurable
logic (i.e. FPGA) that has been widely used in reconfigurable computing, and
provide a brief overview of its basic architecture, programming the
architecture and additional specialized function resources. Furthermore, an
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FPGA-based supercomputer named Maxwell will be elaborately described
towards the end of the chapter. Finally, concluding remarks will be
presented.
3.2 Field-Programmable Gate Arrays
FPGAs are a family of silicon devices intended for custom hardware
implementation with the key property of being reconfigurable for an infinite
number of times. Reconfiguring an FPGA means changing its functionality to
support a new application or mapping some new piece of hardware, with a
new functionality, onto the FPGA chip. This is to say that FPGAs make it
possible to have custom-designed, high-density hardware in an integrated
circuit, with the added advantage of having the possibility of changing it
whenever needed, even while the entire application is still running.
Furthermore, the functionality to be implemented on the device is described
by a Hardware Description Language (HDL) such as Verilog or VHDL, then
software tools provicied by the device manufacturer translates this
description of the hardware functionality into a configuration file for the
device to be downloaded on it.
The flexibility of having both custom and changeable hardware has made
FPGA devices popular in a broad range of application fields. For instance, if
the FPGA is coupled with a general purpose processor, the most demanding
sections of the software can be ported into hardware cores that can notably
accelerate the program execution, especially when software sections executed
serially on the processor can be ported into hardware that can exploit the
parallelism inherently available in the algorithm. This is a reasonable
technique in high performance computing, where software kernels taking a
long execution time are implemented on an FPGA, leaving the rest of the
program to execute on a general purpose processor. For this purpose, the
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original program is first profiled to locate its computationally intensive
functions which are then translated into hardware using an HDL, and finally
communication issues between the processor and the hardware on FPGA are
taken into consideration with the goal of eliminating any possible
communication bottlenecks [12]. The result is a significant improvement in
the execution time of the algorithm. This methodology, commonly referred
to as hardware-software codesign, is widely applied whenever there is a need
for accelerating software running over large sets of data.
3.3 FPGA Architecture
This section will provide a brief overview of FPGA architecture and its
distinctive features to clarify how they can implement custom hardware via
their reconfiguration. The basic architecture of FPGAs consists of three kinds
of components: logic blocks, input/output blocks, and routing resources. The
architecture of a generic FPGA is illustrated in figure 3.1 adapted from [12].
As it can be seen, FPGAs incorporate an array of programmable logic blocks
that can be interconnected to each other as well as to the programmable 1/O
blocks through a programmable routing matrix. Furthermore, FPGAs have
fine-grained architecture which means that the logic operations are mainly
done at the bit or small word level [1], In other words, FPGAs have a very
flexible architecture that can be customized to the very specific needs of an
application. For instance, if an application needs a 24-bit adder for a
particular operation and a 8-bit adder for another, then the designer can
directly implement adders at the desired size rather than use a fixed size (e.g.
32-bit) adder to perform these different precision computations. However,
this flexibility have significant costs associated with it in terms of both silicon
area and circuit speed as compared to non-programmable, custom silicon
implementations due to the large number of transistors and the large amount
of wiring needed to provide the fine-grained programmability.
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The next three subsections will respectively describe the three main building






Figure 3.1: A generic FPGA architecture [12]
3.3.1 Programmable Logic Blocks
Programmable logic blocks which can be generalized as shown in figure 3.2
are the main components of an FPGA. They generally contain some form of
programmable logic, a flip-flop and some fast carry logic to reduce the delay
and area costs for implementing carry logic, as illustrated in figure 3.2. The
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output of the programmable logic block is selectable between the output of
the flip-flop and the output of the combinational logic via a multiplexer
which is controlled by some form of configuration memory. Furthermore,
configuration memory is used throughout the logic block to control the
specific function of each element within the block.
Carry Out
Figure 3.2: A generic programmable logic block [1]
The combinational logic portion of the logic block is most commonly realized
by a Look-Up Table (LUT) that can implement an arbitrary logic function
according to its configuration. The result of the function is stored for every
possible combination of the inputs in these devices, for instance a 4-bit LUT
will require 16 memory cells to store the function irrespective of its
complexity. Therefore, the memory inside the look-up tables is written
during the configuration process of an FPGA to implement a desired
function.
Many FPGA architectures have the logic blocks clustered together using
short-length and fast routing to reduce the delay costs of using
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programmable routing, allowing to create larger functions using only the
faster routing of the cluster. For this purpose, most recent LUT-based
architectures often pair two or more logic blocks into a cluster. Due to the
increasing costs of general-purpose programmable routing, the size of these
clusters has been gradually augmented to improve the circuit performance.
3.3.2 Programmable I/O Blocks
Input/Output Blocks (IOBs) have the function of interconnecting the signals
of the internal logic to a pin of the FPGA package where there is a unique
IOB for every I/O pin of the chip package. As shown in figure 3.3, the IOBs
contain input buffers for the inputs and tri-state buffers for the outputs.
Within the IOB, the input signal, the output signal and the tri-state enable
signal can be individually registered or can be left unregistered.
Furthermore, the IOBs have their own configuration memory that stores the
voltage standards to which the pin should comply, and configures the
direction of the communication on it, such that mono-directional links in
either way or bidirectional ones can be established efficiently.
3.3.3 Programmable Routing
The programmable routing resources within an FPGA allow the arbitrary
connection of logic blocks and I/O blocks. Various forms of routing exist
throughout FPGA architecture. While some amount of routing is included
within each logic cluster to form larger functions by combining the logic
blocks, there is also the global routing architecture of the FPGA external to
the logic clusters.
Routing within a logic cluster is used for several purposes. First of all, it
determines where the inputs to the logic blocks come from and where the
outputs will go. Programmable routing within a cluster also determines how
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Clock
Figure 3.3: I/O block architecture [1]
signals propagate through the logic blocks. Furthermore, there exists non¬
programmable routing which is used for fast carry propagation within the
cluster, and extends between clusters to enable wide additions. Finally, the
logic blocks can be combined into wider functions by routing within the
cluster. All sorts of the internal cluster routing are illustrated in figure 3.4.
There exist several global routing architectures implemented in FPGAs
which can be categorized as the island, cellular, long-line and row
architectures [1], The island routing architecture is widely utilized in Xilinx
FPGA chips. Hence, this architecture will be briefly described in the rest of
this subsection.
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Cluster
Inputs
Figure 3.4: Internal logic cluster routing [1]
The basic island-style routing architecture is illustrated in figure 3.5. As can
be seen, logic clusters are surrounded by segmented both horizontal and
vertical, routing channels in this architecture where each cluster connects to
the routing through connection boxes and each segment in the routing can be
connected to another segment through a switch box. In this type of routing,
connections between logic clusters are made through segments in several
lengths while local routing between logic clusters are also provided to make
the architecture more efficient. Segmented routing is based on lines that can
be interconnected using programmable switch matrices. In this kind of
routing, there are also wires that cross the entire chip in order to maximize
the speed of communication and limit signal skew. Segmented routing offer
a reduced power dissipation since resistance and capacity of the
interconnection wires are only dependent on the interconnection length
between the clusters [12].
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Figure 3.5: Island routing architecture [1]
3.4 FPGA Programming
The tree building blocks presented so far interconnect together in the device
to create a structure composed of the communication wires and IOBs around
a bi-directional array of logic clusters which covers most of the FPGA chip
area. The key features of every configurable resource in this structure is
controlled by the memory cells attached to them, such that the
interconnections among the communication infrastructure are controlled by
setting the appropriate bits in the configuration memory, the I/O voltage
standards of a IOB are controlled in accordance with the value in its
corresponding memory cell, and the functions implemented by LUTs are
controlled in the same way. The mentioned configuration memory is made
up of SRAM memory elements which are volatile, meaning that an FPGA
device loses its configuration when its power is turned off. Generally, an
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external machine such as a host processor downloads the configuration on
the FPGA via one of the configuration interfaces and then sends a start
command to signal that the configuration has been completed. Furthermore,
some FPGA boards also have a ROM to store the configuration which can be
subsequently downloaded on the FPGA on power up. The file storing the
information to be copied over the configuration SRAM memory of the FPGA
is called bitstream which can be either full or partial depending on the extent
of configuration memory addressed in it.
3.5 Additional Resources
Most FPGAs are not composed only of the three components described
above, but they have additional programmable resources directly embedded
on the die. These resources such as embedded memory, arithmetic units,
high-speed serial I/O units and embedded processors have been added due
to a frequent need for such resources in FPGA applications. Designers can
integrate these resources in their systems so that the need of having to
implement all of the desired functionalities on the configurable logic
resources is eliminated with the added bonus of enriched functionalities and
high speed achievable by pre-made embedded hardware cores. The result is
that many recent FPGAs have a more heterogeneous structure than early
FPGAs. In the following subsections, the additional resources that have been
made available in recent FPGAs will be briefly described one by one.
3.5.1 Embedded Memory
Memory is the basic component of most digital systems. Although flip-flops
can be used for memory, they are very inefficient for creating memory of any
depth. In Xilinx FPGAs, the LUTs used for logic can operate as synchronous
RAMs and dual-ported RAMs. LUTs are better than flip-flops for
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implementing deep memories, however most FPGA vendors now include
more dense blocks of SRAM that have from hundreds to thousands of bits
within the architectures. Generally, the aspect ratio of an embedded RAM
can be programmed to make it operate in different modes such as 4096x1,
2048x2,1024x4 or 512x8 where the aspect ratios are given as depth x width in
bits. Furthermore, embedded RAMs in some FPGAs can operate as dual-
ported RAMs and First-In, First-Output (FIFO) buffers.
The key benefits of these on-chip memories is the large number of memory
ports made available and the aggregate memory bandwidth that is high
enough to provide a significant advantage to very parallel applications
requiring significant memory bandwidth.
3.5.2 Embedded Arithmetic Units
Many FPGAs have started to include 18x18 multipliers or digital signal
processing (DSP) blocks as separate resources in addition to the basic carry
logic and adders provided in the logic clusters. The DSP blocks which have a
high degree of configurability provide addition/subtraction, multiplication
and Multiply-Accumulate (MAC) operations which are very useful for many
DSP applications.
3.5.3 High-Speed Serial I/O Units
Since many FPGAs are used in high throughput telecommunication
equipments, multi-gigabit serial transceivers are recently added to their
architecture as I/O units. These units can perform full-duplex
serialization/ deserialization functions, encoding/ decoding functions and
error control. Furthermore, some FPGAs have a number of dedicated
Ethernet Media Access Controllers (MACs) to provide a complete solution
for Ethernet serial I/O communications.
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3.5.4 Embedded Microprocessors
Dedicated microprocessors have also been integrated with the FPGA logic to
perform control-intensive functions, so complete embedded system can now
be implemented with a single device. For instance, Xilinx produced FPGAs
with integrated PowerPC microprocessors which are placed as an island
within the FPGA logic, as illustrated in figure 3.6. It can be seen that the
processor interfaces to on-chip RAM, but there exists no dedicated processor
or peripheral buses which must be implemented using FPGA logic, if
desired. This gives the flexibility to define the entire architecture of the
embedded system. However, the drawback is that no useful work can be
done with the processor if the FPGA logic is not configured in a way.
Logic
Figure 3.6: Xilinx style processor integration [1]
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3.6 The Maxwell Supercomputer
Maxwell [26] is an FPGA-based supercomputer developed by the FPGA
Fligh Performance Computing Alliance (FFIPCA) [27] in Scotland to run
computationally demanding applications on an array of FPGAs at low
energy budgets. The alliance partners are Algotronix, Alpha Data, Nallatech,
the Institute for System Level Integration, Xilinx and EPCC at the University
of Edinburgh. The two main goals of the Alliance were to design and build a
64-FPGA supercomputer from commodity parts and plug-in FPGA cards,
and to demonstrate its effectiveness for real-world High Performance
Computing (HPC) applications. The physical architecture, topology, logical
structure and software environment of the Maxwell supercomputer are
discussed in subsections 3.6.1, 3.6.2, 3.6.3 and 3.6.4, respectively. Note that
there are only a few other FPGA-based supercomputers (e.g. Cray XD1 [33],
SGI RC100/200 [34], SRC-6/7 [35]) available in the world.
3.6.1 Physical Architecture
Maxwell is essentially an IBM BladeCentre cluster with FPGA acceleration,
which contains 32 blade servers each with one Intel Xeon CPU and two
Xilinx Virtex-4 FPGAs where the CPUs are connected to the FPGAs with a
standard IBM PCI-X expansion module. Maxwell (pictured in figure 3.7)
comprises two 19-inch racks and five IBM BladeCentres, four of which have
seven IBM Intel Xeon blades and the fifth has four (hence 32 blades in total).
Each blade is a diskless 2.8 GHz Xeon with 1 GB memory. Furthermore, the
blades are booted over the network from the head node (Dell server).
The FPGAs in Maxwell are Xilinx Virtex-4 devices of two different types
which are mounted on two different types of plug-in PCI card, namely Alpha
Data ADM-XRC-4FX [28] and Nallatech H101 [29], FPGAs on the Alpha Data
cards are XCVFX100 parts having 94,896 logic cells, embedded PowerPC
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cores and Multigigabit Serial Transceivers (MGTs) (i.e. RocketlO) for off-chip
communications, while those on the Nallatech cards are XC4VLX160 having
152,064 logic cells but no embedded processors and MGTs. Furthermore,
both types of card connect to the Xeon on a particular blade using a
PCI/PCI-X bridge which is capable of 64 bit, 133 MHz operation in PCI-X
mode, giving a peak bandwidth of 1064 MB/s.
The 16 blades in Maxwell host 32 Nallatech H101 PCIXM cards, each of
which has 16 MB of DDR-II SRAM in four banks delivering a peak
bandwidth of 6.2 GB/s, and one 512 MB bank of DDR-II SDRAM delivering
a peak bandwidth of 3.2 GB/s. Also, communication links from the Nallatech
cards are achieved through a separate communications chip (a Virtex-II Pro
FX device with an embedded router core). Hence, each H101 card has four
MGT links each with a maximum bandwidth of 2.5 Gb/ s.
On the other hand, rest of the 16 blades in Maxwell host 32 Alpha Data
ADM-XRC-4FX PMC/PMC-X/XMC cards, each of which has one 16 MB
bank of DDR-II SRAM and 1,024 MB of DDR-II SDRAM in four banks
delivering a peak bandwidth of 8.4 GB/s. Furthermore, off-chip
communication is direct from four RocketlO MGTs on V4FX FPGA devices
with a maximum bandwidth of 3.125 Gb/s per link.
Figure 3.7: Maxwell-a 64-FPGA supercomputer [31]
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3.6.2 Topology
Maxwell has three independent communications networks for CPU-CPU,
CPU-FPGA, and FPGA-FPGA communications. The blade CPUs are
networked over gigabit Ethernet through a single 48-way Netgear switch
with 40 Gb/s throughput. Thus, CPUs have an all-to-all connectivity. The
FPGA network consists of point-to-point links between the MGT connectors
of adjacent FPGAs. Each FPGA has 4 MGT links enabling the 64 FPGAs to be
connected together in a two-dimensional 8x8 torus, as illustrated in figure
3.8. The FPGA pairs hosted on a single CPU form "east-west" pairs in the
network. Furthermore, the MGTs are connected with standard HSSDC2
Infiband cables of 50 cm and 100 cm lengths, as shown in figure 3.9. Note
that there is no routing logic implemented in FPGAs, so the connections
between the FPGAs are purely point-to-point. Finally, the two FPGAs and
one CPU on a particular blade can communicate with each other over the
PCI bus as mentioned above.
Figure 3.8: FPGA connectivity in Maxwell [26]
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Figure 3.9: FPGA topology in Maxwell [31]
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3.6.3 Logical Structure
Logically, Maxwell can be regarded as a collection of 64 nodes, where a node
is defined as a software process running on a host CPU together with some
FPGA acceleration hardware, as illustrated in figure 3.10. In the typical case
of 64 nodes configuration, each blade CPU hosts two software processes each
of which manages one of the two FPGAs on the blade during runtime.
Flowever, it is also possible to have 32 fat nodes where each blade CPU hosts
one software process taking care of both of the FPGAs on the blade. Note
that logical structure is not set in stone and can be varied per application in
the way it would be more beneficial.
Figure 3.10: Logical structure of the Maxwell [31]
3.6.4 Software Environment
The software environment of Maxwell comprises Linux variant CentOS,
standard GNU/Linux tools, Sun Grid Engine (SGE) as the batch scheduling
system, MPI for inter-process communication and most importantly the
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FHPCA Parallel Toolkit (PTK) [30] that forms a bridge from the software
process (the application) to the FPGA hardware. As it can be seen in figure
3.11, a node's application process runs on a host CPU and communicates
with an FPGA accelerator via the PTK. Essentially, the PTK is a set of
practices and infrastructure written mostly in C++ (bash used for scripting
tasks) that aims to address acceleration issues such as associating processes
with FPGA resources, associating FPGAs with bitstreams, managing
contention for FPGA resources within a process and managing code
dependencies to facilitate re-use. In other words, it is a set of system level
tools to support parallel execution on the Maxwell supercomputer. The PTK
comprises a library of C++ classes providing abstract interfaces to FPGA
hardware components, classes providing standard ways to configure






Figure 3.11: FHPCA Parallel Toolkit [32]
The approach to designing the PTK began with the assumed starting position
of an existing parallel application running entirely in software over multiple
processors with inter-process communication handled by the standard
Message-Passing Interface (MPI) library. The basic assumption is that the
fully parallelized code is not delivering the desired performance. Therefore,
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the primary aim in building the PTK was to provide a way to transform the
starting code into a hardware-accelerated parallel application. Custom
configuration of the FPGA would then deliver the desired performance if the
"hotspot" functions of the code are migrated from software to FPGA
hardware. The steps of the basic PTK strategy to accelerate an application are
listed below as bullet points, referring to figure 3.12 [30]:
• Identify code 'hotspot' function F
• Design corresponding hardware function F'
• F' bitstream programmed into accelerator
• F accelerated by replacing its innards with a call out to F'
• At runtime, F copies relevant input data to memory component on the
accelerator before invoking F'
• F' processes data directly from local memory
• Once F' signals completion, F copies output data back to the host
• Execution of F' may involve external communication with neighbouring
nodes to implement the message-passing model of parallel computation
commonly used in HPC applications (this happens using FPGA-to-FPGA
dataflow over MGTs).
The architecture of the PTK as implemented on the Maxwell supercomputer
is shown in figure 3.13 where the vendor-neutral Config File is a repository of
information used in configuring a given machine for a given application and
the PTK Launcher is a script for launching accelerated applications. On the
other hand, Accelerator classes which are mainly responsible for configuring
hardware model all the relevant FPGA acceleration hardware for a given
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implementation of a given algorithm for a given node. Furthermore,
Component classes and Hard Data Structure classes which are the vendor-
neutral but application-specific abstract interfaces model functional and data
resources on the FPGA hardware, respectively. Moreover, Allocator classes
serve requests for Components and Hard Data Structures made by the
application. Finally, Runner classes which are at the level above the
Components and Hard Data Structures hide the need to request resources
and present simple-case interface to the application code above.
Figure 3.12: Basic PTK acceleration strategy [32]
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Figure 3.13: Parallel Toolkit architecture [31]
3.7 Summary
In this chapter, Field-Programmable Gate Arrays that are widely used in
reconfigurable computing were introduced, and then its basic architecture,
programming the architecture and additional specialized function resources
within the architecture were briefly explained. We concluded this chapter by
shortly describing an FPGA-based supercomputer named Maxwell which
was used as our hardware implementation platform for two case studies as
will be explained in chapters 5 and 6.
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High Performance Position Specific Iterated BLAST
Implementation on a Reconfigurable Hardware
4.1 Introduction
In Bioinformatics and Computational biology, biological sequence alignment
is a very common task where subject sequences from a large database are
aligned to a query sequence to find similarities between the query sequence
and the database sequences [2], A major application of sequence alignment is
to infer biological information about a newly discovered sequence from a set
of previously annotated sequences. For instance, if a new sequence is found
to be similar to a known cancerous sequence, then information regarding the
functionality of the new sequence can be inferred, something which is
extremely useful in early disease diagnosis and drug engineering.
Furthermore, the study of evolutionary development and history of species is
essentially based on biological sequence alignment [2] [36],
However, sequence alignment is a computationally intensive operation, and
with biological sequence databases growing at an exponential rate [2],
desktop computers alone cannot be relied upon to perform this task within
acceptable execution times. The utilization of a faster computing platform is
hence mandatory. Field Programmable Gate Arrays (FPGAs) have been
recently proposed as an efficacious and efficient implementation platform for
sequence alignment algorithms, thanks to their flexible computing and
memory architecture which gives them ASIC-like performance with the
added programmability feature [37] [38] [39],
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There are various biological sequence alignment algorithms some of which
are exhaustive and give optimal alignments (e.g. Needleman-Wunsch [40],
Smith-Waterman [41]) and some of which are heuristic and give sub-optimal
alignments (e.g. FASTA[42], BLAST[43]). In this chapter, we concentrate on
Basic Local Alignment Search Tool (BLAST) which is a local alignment
algorithm. Although it is heuristic which means that it produces local
alignments which are not always optimal, it is much faster than ordinary
exhaustive dynamic programming algorithms.
The design and FPGA implementation of the most complicated variant of
BLAST named Position Specific Iterated BLAST (PSI-BLAST) [5] is presented
in this chapter. Although this is the first FPGA implementation of PSI-BLAST
reported in the literature, there have been several efforts before to accelerate
the basic BLAST algorithm on reconfigurable hardware [51] [55] [56] [57],
Prior to this work, we designed and implemented BLAST with the two-hit
method [53] and Gapped BLAST [54] which are the two simpler variants of
the basic BLAST algorithm compared to the PSI-BLAST.
An FPGA-platform-independent language, namely Handel-C language [46]
was used to capture the design. So, the proposed design can be ported across
a number of FPGA architectures (e.g. from Xilinx or Altera). However, since
Handel-C is a very high level language for hardware description, the
achieved clock frequency for the final FPGA design is low compared to the
case where a conventional hardware description language such as Verilog or
VHDL was used.
The remainder of this chapter will first present essential background
information on the general BLAST algorithm. Then, the design and
implementation of the proposed FPGA core for Position Specific Iterated
BLAST will be elaborated. Following this, implementation results are
presented and then evaluated comparatively with the performance of
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equivalent software implementations running on a desktop computer.
Finally, conclusions are laid out with plans for future work.
4.2 Background - Essentials of the PSI-Blast Algorithm
Biological sequences evolve through mutation, selection and random genetic
drift [44], Mutation, in particular manifests itself through 3 main processes
which are as follows:
• Substitution of residues: Residue A in the sequence is substituted by
another residue B.
• Insertion of residues: New residues are inserted into the sequence.
• Deletion of residues: Existing residues in the sequence are deleted.
Insertions and deletions result in gaps which are taken into consideration
when aligning biological sequences. The degree of alignment of biological
sequences is measured by a score which is obtained by the summation of
score terms of each aligned pair of residues with possible gap penalty terms.
Score terms for each aligned residue pair are obtained from probabilistic
models which are stored in scoring or substitution matrices such as
BLOSUM50 [2]. The latter is a 20x20 matrix for protein sequence residues. On
the other hand, gap penalties depend on the length of the gap and are
independent of gap residues. There are two main types of gap penalties:
• Linear gap penalty: The cost of a gap of length g is given by the following
linear function where d is the gap penalty:
Penalty (g) = -g*d (4.1)
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• Affine gap penalty: A constant penalty d is given for opening a new gap
while a linear and smaller penalty e is given for subsequent gap
extensions. The cost function of the affine gap penalty is hence given by
the following affine equation:
Penalty (g) = -d-(g-l)*e (4.2)
BLAST stands for Basic Local Alignment Tool. It is developed on the ideas of
FASTA. It is used for searching both protein and DNA sequence databases
for sequence similarities. It is a heuristic local alignment algorithm which
approximates the dynamic programming Smith-Waterman algorithm. Since
it is a heuristic algorithm, the local alignment it produces is not always
optimal. However, it is much faster than the Smith-Waterman algorithm. As
a result, BLAST and its variants are some of the most widely used sequence
search tools.
The central idea of the BLAST algorithm is that a statistically significant
alignment is likely to contain high-scoring pairs of aligned words. BLAST
first finds these high scoring pairs of aligned words and then extends them to
the real alignment. These words are k-residues long where k is different for
DNA and protein sequences. The default k values for DNA and protein
sequences are 11 and 3 respectively [5], There are 3 basic steps of BLAST:
• Pre-processing the query sequence: All k-long words in the query
sequence are extracted. Then, words that are similar to these are found.
We call the overall results the k-words.
• Scanning the subject sequences: All the subject sequences in the database
are scanned one by one for matches with the obtained k-words.
46
High Performance Position Specific Iterated BLAST Implementation on Reconfignrable Hardware
• Extension of the matches: All matches in the subject sequences are
extended to form local alignments between the query sequence and
related subject sequences in the database.
In subsections 4.2.1-4.2.3, all basic steps of the BLAST algorithm mentioned
above will be explained in more detail. It is worth mentioning at this stage
that the aforementioned basic steps belong to the original BLAST algorithm.
However, several variants of the original algorithm have been devised over
the years with the aim of increasing its sensitivity while keeping run-times at
minimum. All of these variants include the 3 basic steps of the original
algorithm, with the addition of new steps. In this chapter, we discuss three of
these variants, namely: BLAST with two-hit method, Gapped BLAST and
PSI-BLAST which are detailed in subsections 4.2.4, 4.2.5 and section 4.3,
respectively.
4.2.1 Step 1: Pre-processing the Query Sequence
An example protein sequence which has 9 residues (or amino acids) is shown
below:
LVNRKPVVP
In this first step, we take the query sequence and chop it into overlapping k-










As it can be seen, there are 7 words extracted from the query sequence which
are 3 residues long. In general, the number of words extracted equals (m-k) +
1 where m is the number of residues in the query sequence. After this, words
similar to each of these extracted words are found through the usage of
specific scoring (substitution) matrix. An example scoring matrix for protein
residues (BLOSUM50) is shown below.
C S T P A G N D E Q H R K M I L V F Y VV
c 9 -1 -1 -3 0 -3 -3 -3 -4 -3 -3 -3 -3 -1 -1 -1 -1 -2 -2 -2
s -1 4 1 -1 1 0 1 0 0 0 -1 -1 0 -1 -2 -2 -2 -2 -2 -3
T -1 1 4 1 -1 1 0 1 0 0 0 -1 0 -1 -2 -2 -2 -2 -2 -3
P -3 -1 1 7 -1 -2 -1 -1 -1 -1 -2 -2 -1 -2 -3 -3 -2 -4 -3 -4
A 0 1 -1 -1 4 0 -1 -2 -1 -1 -2 -1 -1 -1 -1 -1 -2 -2 -2 -3
G -3 0 1 -2 0 6 -2 -1 -2 -2 -2 -2 -2 -3 -4 -4 0 -3 -3 -2
N -3 1 0 -2 -2 0 6 1 0 0 -1 0 0 -2 -3 -3 -3 -3 -2 -4
D -3 0 1 -1 -2 -1 1 6 2 0 -1 -2 -1 -3 -3 -4 -3 -3 -3 -4
E -4 0 0 -1 -1 -2 0 2 5 2 0 0 1 -2 -3 -3 -3 -3 -2 -3
Q -3 0 0 -1 -1 .2 0 0 2 5 0 1 1 0 -3 -2 -2 -3 -1 -2
H -3 -1 0 -2 -2 -2 1 1 0 0 8 0 -1 -2 -3 -3 -2 -1 2 -2
R -3 -1 -1 -2 -1 -2 0 -2 0 1 0 5 2 -1 -3 -2 -3 -3 -2 -3
K -3 0 0 -1 -1 .2 0 -1 1 1 -1 2 5 -1 -3 -2 -3 -3 -2 -3
M -1 -1 -1 -2 -1 -3 -2 -3 -2 0 -2 -1 -1 5 1 2 -2 0 -1 -1
I -1 -2 -2 -3 -1 -4 -3 -3 -3 -3 -3 -3 -3 1 4 2 1 0 -1 -3
L -1 -2 -2 -3 -1 -4 -3 -4 -3 -2 -3 -2 .2 2 2 4 3 0 -1 .2
V -1 -2 -2 -2 0 -3 -3 -3 -2 -2 -3 -3 -2 1 3 1 4 -1 -1 -3
F -2 -2 -2 -4 -2 -3 -3 -3 -3 -3 -1 -3 -3 0 0 0 -1 6 3 1
Y -2 -2 -2 -3 -2 -3 -2 -3 -2 -1 2 -2 -2 -1 -1 -1 -1 3 7 2
V/ -2 -3 -3 -4 -3 -2 -4 -4 -3 -2 -2 -3 -3 -1 -3 -2 -3 1 2 11
Figure 4.1: The Blosum50 scoring (substitution) matrix
Words which score at least user-defined threshold value T with the scoring
matrix when aligned with the words extracted from the query sequence are
regarded to be similar to these extracted words. Similar words for each
extracted word are found and then recorded with the location address of the
corresponding extracted word in the query sequence tagged to them. This
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process is illustrated below with the first extracted word shown above (i.e.
LVN) using the Blosum50 scoring matrix for the case where T is 12:
Word 0: L V N
4 + 4 + 6 = 14
Query word 1: L V N
Word 0: L V N
2 + 4 + 6-12
Query word 2: M V N
Word 0: L V N
4+4+1=9
Query word 3: L V S
Query word 1 and query word 2 score 14 and 12 respectively when aligned
with the first extracted word (LVN) from the query sequence. Since score
values are over 12, query word 1 and query word 2 are recorded with the
location address of the first extracted word in the query sequence, which is 0.
However, query word 3 is discarded since it scores less than 12 when aligned
with the extracted word. All recorded similar words are used in step 2 of the
BLAST algorithm.
4.2.2 Step 2: Scanning the Subject Sequences
In this step, all subject sequences in the database are scanned one by one to
find the possible exact matches of the query words which were recorded in
step 1. Each match is referred to as a hit or hotspot. Each hit is recorded in a
list for the third step of the BLAST algorithm with the identity of the
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corresponding query word and the location address where the hit occurred
in the subject sequence. Considering the fact that current databases contains
tens of thousands of subject sequences and that each subject sequence
comprises hundreds/thousands of residues, it is obvious that this sequence
database scanning process is a massively time consuming task.
4.2.3 Step 3: Extension of the Matches
In this last step of the basic BLAST algorithm, we utilize the list of matches
(hits) obtained in step 2 to form local alignments between the query sequence
and the subject sequences in the database. Each entry in the list of hits
contains the location address of a match in the subject sequence and the
location address of the corresponding query word in the query sequence.
Starting from these 2 location addresses, each of the hits in the list is
extended on the query and corresponding subject sequence in both directions
without allowing any gaps. In this extension, pairs of residues along the
query and subject sequence are scored with a scoring matrix (e.g.












Score: -3 4 -3 5 2 7 *D -_2 -O
Figure 4.2: Step 3: Extension of the matches
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In figure 4.2, the red box shows a hit where query word RRP is matched in
the subject sequence. The query word RRP is similar to RKP word in the
query sequence. The green box shows the extension which started from the
edges of the red box. As the extension proceeds in a 1 residue pair at a time
in both directions and without allowing for any gaps, pairs of residues along
the extension are scored using a scoring matrix (BLOSUM50 in our case).
These score terms are added up after each extension step and the extension is
terminated when this total score falls a user-defined cut-off distance below
the best total score obtained so far. Then, the extension goes back to its state
which yielded the highest total score. As a result of this extension step, the
related subject sequence is locally aligned to the query sequence (without
gaps).
4.2.4 BLAST with Two-Hit Method
The third step of the BLAST algorithm, i.e. the extension of the matches on
the query and subject sequences, generally accounts for a very high
percentage of the BLAST algorithm's execution time. Hence, the two-hit
method was devised to reduce the time spent in this extension step. The
central idea of the two-hit method is to start extension only when there are
two non-overlapping hits on the same diagonal within distance A of each
other. This is illustrated in figure 4.3 where only two non-overlapping hits on
the same diagonal line which are close enough to each other are extended.
In other words, if the distance between any two non-overlapping hits on the
subject sequence is equal to the distance between the locations of the
corresponding query words in the query sequence, then ungapped extension
is triggered in both directions starting from both hits. The rest of the process
is the same as explained in subsection 4.2.3 above and the result is a local
ungapped alignment of the query and subject sequences. This process is
illustrated in figure 4.4 where A is equal to 5.












0 20 40 60 80 100 120 140
Horse beta globin
Figure 4.3: Ungapped extension of the two close hits on the sane diagonal
lines [5]
In figure 4.4, the red boxes show two non-overlapping hits on the query and
subject sequences within a distance of 4. Since the distance between the
query words in the query sequence is equal to the distance between the two
hits on the subject sequence, and since this distance between the two hits is
less than 5, and bigger than 2, ungapped extension is started from the edges
of the left and right hand sides of the red boxes respectively (see the green
box in figure 4.4).
Query Sequence: L P N P. K P V V
Query Words: PHP. PLV
Subject Sequence :G P H PL PL P L V
Score: -3 7 1 5 2 7 3 4 -3
Figure 4.4: Extension with the two-hit method
To maintain the sensitivity of the general algorithm, the threshold value T
used in the query pre-processing step of the algorithm is reduced. Hence, the
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number of query words recorded in this step will increase. As a result, while
scanning the subject sequences in step 2 we will potentially find more hits
than before. However, only a small fraction of these hits will have an
associated second hit. Therefore, ungapped extension will be triggered less
frequently compared to the case in the original BLAST algorithm. The total
execution time of BLAST is thus reduced.
4.2.5 Gapped BLAST
Gapped BLAST is an advancement of BLAST with the two-hit method,
which is faster and gives better alignments and alignment scores. In addition
to the steps outlined above, gapped alignment is triggered in gapped BLAST
if local ungapped alignment obtained as a result of ungapped extension has a
sufficiently high score. If this is the case, the central pair of the local
ungapped alignment is used as a seed from which the gapped alignment is
run both backwards and forwards, as illustrated in figure 4.5. The gapped
alignment algorithm utilized in Gapped BLAST is a modified version of the
Needleman-Wunsch algorithm where the alignment is pruned when
alignment scores fall a user-defined cut-off distance below the best score so
far. The Needleman-Wunsch algorithm with linear and affine gap models is
explained in subsections 4.2.6 and 4.2.7 below, respectively. The necessary
modifications of the original Needleman-Wunsch algorithm needed in the
Gapped BLAST algorithm are explained in subsection 4.2.8.
4.2.6 The Needleman-Wunsch Algorithm with the Linear Gap
Model
The Needleman-Wunsch algorithm is a dynamic programming algorithm
which finds optimal global gapped alignment between two sequences [40]. In
Gapped BLAST, however, it is used for local alignment purposes, after a
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slight modification as will be explained in subsection 4.2.8 below. In this
section, we will present the original Needleman-Wunsch algorithm where a











Figure 4.5; Gapped alignment started from the central pair of the local
ungapped alignment in both directions [5]
Assuming we have two sequences X = xiX2....xm and Y = ypyi yN, whose
lengths are M and N respectively, a dynamic programming score matrix F is
built where each cell F (i, j) represents the best alignment between xiX2....Xi
segment of X and yiy2 yj segment of Y. The boundary cells of Matrix F are
set by the following set of equations:
F (0, 0) = 0 (4.3)
F (i, 0) = -i*d where i=l, 2....M (4.4)
F (0, j) = -j*d where j=l, 2... .N (4.5)
Equation 4.6 is used to compute the values of each of the remaining cells of
matrix F:
0 20 40 60 80 100 120 140
Horse beta globin
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F( i, j) =max
F(i - l,j -1) + s(xj,y j)
F(i-l,j)-d
F(i, j -1) - d
(4.6)
Here, we aim to find best alignment between xiX2....Xi and ypf2 yj given
the best alignment between X1X2... .xm and yiy2 yj-i (i.e. F(i-1, j-1)), between
xiX2....Xi-i and yiy2 yj (i.e. F(i-1, j)) and between xiX2....xi and yiy2 yj-i
(i.e. F(i, j-1)). There are three alternatives:
• An alignment between Xi and yj: In this case, the new score F(i, j) is F(i-1, j-
1) + s(xj, yj) where s(xi, yj) is the scoring matrix score for Xi and yj.
• An alignment between Xi and a gap in Y: In this case, the new score F(i, j)
is F (i-1, j)-d where d is the user-defined gap penalty.
• An alignment between a gap in X and yj: In this case, the new score F(i, j)
is F (i, j-l)-d where d is the user-defined gap penalty.
One of these three alternatives (see figure 4.6) yields the largest score and is







Figure 4.6: Illustration of the Needleman-Wunsch dynamic programming
equations
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Note that a pointer to the cell from which F (i, j) was derived (i.e. above, left,
above-left) is stored in each cell. Once the value of the last cell of matrix F (i.e.
F (M, N)) is computed, the best global alignment between X and Y is
obtained by tracking back from this cell, using the aforementioned pointers,
and applying the following procedure:
• If cell (i, j) was derived from cell (i-1, j-1), the pair of symbols Xi and yj is
added to the front of the current alignment.
• If cell (i, j) was derived from cell (i-1, j), Xi and a gap in Y are added to the
front of the current alignment.
• If cell (i, j) was derived from cell (i, j-1), a gap in X and yj are added to the
front of the current alignment.
This is illustrated in figure 4.7 for 2 protein sequences. In this figure, the
trace-back starts from F(M, N) = F(7, 10) and moves backward to the cell
from which the current cell was derived until F(0,0) is reached, while
applying the aforementioned procedure at every step of the trace-back. The
resulting global alignment of these 2 sequences can be seen at the bottom of
figure 4.7.
4.2.7 The Needleman-Wunsch Algorithm with the Affine Gap
Model
The Needleman-Wunsch algorithm with the affine gap model is similar to
the one with the linear gap model. However, in this case, we have three new
matrixes namely lz, Ix and Iy to compute. The following equations are used to
compute the values of IZr Ix and Iy where d is the user-defined penalty
associated with the gap opening and e is the user-defined penalty associated
with the gap extension:
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I z (i - l,j -1) + s(x i ,y j)
Iz(i,j) = max< Ix(i -1, j -1) a-s(xi,y j) > (4.7)
Iy(i ~ 1, j ~ 1) + s(x j ,y j)
IxV'J) = max
IZ(i ~hj) - d
(4.8)
Iy(i,j) = max (4.9)
The values of the dynamic programming matrix cells F(i, j) are equal to the
maximum of Iz (i, j), Ix (i, j) and 7y (i, j) as shown in equation 4.10.
Note that the pointer to the above-left cell is stored in the cell if F(i, j) is set to
equal Iz (i, j) whereas the pointer to the left cell is stored if F(i, j) is set to
equal Ix(i, j). Finally, the pointer to the above cell is stored if F(i, j) is set to
equal ty(i, j).
4.2.8 Modified Needleman-Wunsch algorithm
The Needleman-Wunsch algorithm presented above is used for finding
global gapped alignments between two sequences. Gapped BLAST however
requires some modifications to the original Needleman-Wunsch algorithm.
First, no computations are done for the dynamic programming matrix cells
which are adjacent to cells whose F(i, j) values are a certain cut-off value
7z(1' J )
F(i, j) =max- Ix(i,j) > (4.10)
/y(i'j)
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below the highest cell value computed so far. Second, the trace-back
procedure may start at any cell which has the highest value F(i, j) among all
the cells, rather than bottom rightmost cell. In this way, we have a local
gapped alignment at the end of the trace-back procedure.
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Figure 4.7: Illustration of the Needleman-Wunsch algorithm
4.3 Position Specific Iterated BLAST (PSI-BLAST)
PSI-BLAST is a profile (or motif) based search method which is more
sensitive than Gapped BLAST at detecting distant relationships among query
and database sequences. It can identify additional related database sequences
that might otherwise be missed by Gapped BLAST. In essence, PSI-BLAST is
iterative Gapped BLAST. It consists of following main steps:
1. A database search is conducted with Gapped BLAST using a query
sequence and a scoring matrix (BLOSUM 50).
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2. All of the subject sequences with local alignment score higher than a
specific threshold value are identified and then a multiple alignment of
the segments of these high scoring subject sequences and the query
sequence is performed. This multiple sequence alignment is detailed to
some extent in subsection 4.3.1.
3. A profile called PSSM (Position Specific Scoring Matrix) is abstracted from
the aforementioned multiple sequence alignment. A PSSM is a matrix with
n rows and m columns where n is the size of the alphabet (n=20 for protein
sequences) and m is the length of the query sequence. More information
regarding PSSM and its construction from multiple sequence alignment is
presented in subsection 4.3.2.
4. Gapped BLAST is iterated using the obtained PSSM instead of the query
sequence itself and the substitution matrix with the aim of identifying a
higher number of related database sequences. The way PSSM is utilized in
Gapped BLAST is explained in section 4.4 below.
5. After the second iteration, PSSM is updated by taking newly discovered
distant relative database sequences into account through steps 2 and 3.
This new PSSM is utilized in subsequent Gapped BLAST iteration.
6. Iterations of Gapped BLAST continue until no more new related database
sequences are discovered.
4.3.1 Multiple Sequence Alignment
After each iteration of Gapped BLAST, the high scoring segments of subject
sequences and the query sequence are multiply aligned. The query sequence
is used as a template for constructing the multiple alignment. That is to say
that each subject sequence segment is first pairwisely and globally aligned to
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the query sequence and then all these obtained alignments are compiled to
form a multiple alignment M. An example multiple alignment M is shown in
figure 4.8 with the query sequence at the top.
Columns of M that involve gap characters inserted into the query sequence
are ignored so that M has the same length as the query sequence. Figure 4.9
shows the multiple alignment M of figure 4.8 trimmed to the length of the
query sequence. The PSSM matrix is constructed from the trimmed multiple
alignment M as will be explained in the next subsection.
AASSLDELVALCKRRGFIF QSSE IYGG L-QGVYD-YGPLGVELKNNLK
WNTLERRLFYI PSFK IYSG V-AGLFD-YGPPGCAIKSNV-
QSFA IYGG V-TGLYD-FGPMG ANML
- AVAREALVDLCRRRHFLSGT PQQL S TAAL L - SGCHARFGP LGVELRKNLA
LIKRRFFYD QSFSMTSRFAIYGG I-TGQFD-FGPMGCALKSNMI
EALLEICQRRHFLS GSKQ QLSRDSLL-SGCHPGFGPLGVELRKNLA
— S KLE STLRRRFFYT PSFE IYGG V-SGLFD-LGPPGCQLQNNLI
EQLE SVLRGRFFYA PAFD LYGG V-SGLYD-YGPPGCAFQNNII









Figure 4.9: The trimmed multiple sequence alignment M
4.3.2 Construction of Position Specific Scoring Matrix (PSSM;
A PSSM is a motif descriptor which includes a weight (score) for each
residue occurring at each position along the motif. It is a 20 by m matrix for
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protein sequences where m is the length of the motif. The 20 rows of each
column specify the probability of finding each of the 20 amino acids at that
position in the motif. Figure 4.10 shows an example PSSM for a motif of
length 8. The Mjk element of the PSSM is the score for the jth amino acid at the
k411 position of the motif.
A -1 -2 -1 O -1 -2 O -2
F? 5 O 5 -2 1 -3 -2 O
INI 060 00 -3 0 1
D -2 1 -2 -1 O -3 -1 -1
G -3 -3 -3 -3 -3 -2 -3 -3
Q 1 O 1 -2 5 -3 -2 O
E O O O -2 2 -3 -2 O
<3 -2 O -2 6 -2 -3 6 -2
H O 1 O -2 O -1 -2 8
I -3 -3 -3 -4 -3 O -4 -3
l_ -2 -3 -2 -4 -2 O -4 -3
K 2 O 2 -2 1 -3 -2 -1
rvi -1 -2 -1-3 O O -3 -2
F -3 -3 -3 -3 -3 6 -3 -1
F» -2 -2 -2 -2 -1 -4 -2 -2
S -1 1 -1 O O -2 O -1
T -1 O -1 -2 -1 -2 -2 -2
W -3 -4 -3 -2 -2 1 -2 -2
Y -2 -2 -2 -3 -1 3-3 2
V -3 -3 -3 -3 -2 -1 -3 -3
Figure 4.10: A Position Specific Scoring Matrix (PSSM)
The PSSM can be constructed from the multiple alignment M described in
subsection 4.3.1 above. The first step of PSSM matrix construction is the
reduction of each column of M to form the columns of matrix Mc (motif
under consideration). To construct each column C of Mc, the set R of
sequences that contribute a residue in column C of M are identified as
illustrated in figure 4.11 for the third column of the multiple alignment M















Figure 4.11; Reduction of one column of the multiple alignment M
We use the data-dependent pseudo-count method proposed in [5] to
calculate the values of PSSM elements from Mc. In it, the PSSM score for the
jth amino acid at the kth position (Mjk) is computed as shown in equation 4.11,
where Pjk is the frequency of residue j at the kth position of the Mc matrix and
Pj is the background frequency of residue j Background frequencies of
residues are derived from large and carefully selected sets of alignments [52].
M jk = log (4.11)
The following equation is used to compute Pjk:
a* f ik +P* h jk
Pjk= J\R 1 (4-12)J a + p
where fjk and hjk are the observed frequency and pseudo-count frequency of
residue j at position k of Mc, respectively, a and (3 are the relative weights
given to the observed and pseudo-count frequency residues, respectively. In
equation 4.12, a is equal to Nc-1, where Nc is the total number of different
residue types, including gaps, observed in the columns of Mc, whereas p is
set to the default value of 7. The value of hjk in equation 4.12 is set to depend
on the observed residue frequencies via a scoring matrix Sij (see equation
4.13) where A is a natural scale for Sij [5].
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20
hjk =Pj Tf ike?iSij (4-13)
i = l
As stated above, in PSI-BLAST, it is this obtained PSSM matrix that is used
instead of the query sequence and original substitution matrix (e.g.
BLOSUM50) in subsequent database search iterations, with the aim of
identifying a higher number of related database sequences. The process of
database search and PSSM generation is iterated until no more new related
database sequences are discovered
4.4 Hardware Implementation
Figure 4.12 shows a hardware architecture which implements the PSI-BLAST
algorithm. Each block in the architecture implements one step of the
algorithm as described in the above sections, except for the pre-processing
query sequence step and construction of the PSSM which are implemented
by high level application software running on the host computer. The
architecture consists of 8 HitFinderTwoHit blocks, 2 UngappedExtender blocks
and 1 GappedExtender block all of which are running in parallel. There are also
8 32K x 5 bits subject sequence memories each of which holds a number of
subject sequences. Note that each subject sequence memory belongs to one
HitFinderTwoHit block. Each HitFinderTwoHit block is composed of 5
HitFinder blocks and 1 TwoHitMethod block. Each HitFinder block implements
step 2 outlined in subsection 4.2.2 and scans its assigned subject sequence
memory to find exact matches of the query words in the subject sequences.
Each TwoHitMethod block performs the two-hit method procedure on hits
coming from the 5 HitFinder blocks which are in the same HitFinderTwoHit
block as the TwoHitMethod block. Besides these, each UngappedExtender block
implements step 3 mentioned in subsection 4.2.3 and extends the two hits
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found by its 4 allocated TwoHitMethod blocks without allowing gaps, in order
to obtain local ungapped alignments. Finally, a single GappedExtender block
implements the modified Needleman-Wunsch algorithm to produce local
gapped alignments from local ungapped alignments obtained in 2
UngappedExtender blocks. Note that the number of HitFinder, TwoHitMethod,
UngappedExtender and GappedExtender blocks in the architecture was chosen
after empirical study with real biological data in order to balance the loading
between design blocks.
The high level application software and all of the blocks which constitute the
architecture shown in figure 4.12 are detailed in the following subsections.
4.4.1 High Level Application Software
Figure 4.13 shows the organization of the proposed PSI-BLAST FPGA
implementation. Application software running on the host has many duties,
the most important of which is the query sequence pre-processing as
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Figure 4.12: Hardware architecture for the PSI-BLAST algorithm
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explained in section 4.2.1. In brief, the application software finds 3 letter long
query words which score at least threshold value T with a scoring matrix
when aligned with words extracted from the query sequence. However, in
case when there is a constructed PSSM, the application software finds 3
letters long query words which score at least threshold value T when aligned
with the PSSM. Then, the location address of each of these query words in
the query sequence is placed at a vacant position in an upper word list and a
lower word list pair depending on the 2 most significant letters and 2 least
significant letters of the query word, respectively (see subsection 4.4.2 below
for more detail on our hit finding implementation). Note that there are 5
upper word and lower word list pairs.
As it can be seen in figure 4.13, we produced various FPGA configuration bit
files for different threshold and cut-off value parameters. The first task of the
application software is to pick the proper bit file, depending on the user-
supplied algorithm parameters, from a database of FPGA configurations and
load it on to the FPGA chip. Afterwards, the application software runs the
hardware configuration in 4 modes. In mode 1, the application software
sends one of the 5 upper word and lower word list pairs to each of the 5
HitFinder blocks in every HitFinderTuwHit block. In mode 2, a number of
subject sequences are sent to the 8 available subject sequence memories on
FPGA, depending on the subject sequence lengths. In mode 3, the application
software sends a query sequence to the FPGA to be stored in the query
sequence memories within the 2 UngappedExtender blocks and the single
GappedExtender block. Finally, the execution of the hardware configuration is
launched in mode 4. After some time, the FPGA starts sending the high
scoring subject sequences to host with their alignment scores. By repeating
these steps several times for different subject sequences, we can align all
subject sequences in a sequence database to the query sequence (or to PSSM
when we have a constructed one).
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When all subject sequences are aligned, segments of subject sequences which
have a local alignment score higher than a specific threshold value are
multiply aligned with the query sequence as explained in subsection 4.3.1 by
the application software. Then, the application software constructs the PSSM
matrix from the multiple sequence alignment as explained in subsection 4.3.2
above.
After the construction of PSSM, application software iterates all the
aforementioned steps to perform a new Gapped BLAST operation. However,
in subsequent iteration, the application software sends the PSSM constructed
matrix instead of the query sequence to the FPGA, in mode 3, to be stored in
the PSSM memories within the 2 UngappedExtender blocks and the single
GappedExtender block. These Gapped BLAST iterations continue until no















Celoxica RCHTX FPGA Card
Figure 4.13: Organization of the proposed PSI-BLAST system
66
High Performance Position Specific Iterated BLAST Implementation on Reconfigurable Hardware
4.4.2 HitFinder Block
Figure 4.14 shows a simplified inner structure of a Hitfinder block. The
architecture of this block is a modified version of of an architecture presented
in [51]. Indeed, as opposed to [51] we added the positions of the query words
in the query sequence into the memory content of the Hit Finder to increase
the sensitivity of the hit finding process. Furthermore, the proposed design
implements the two-hit method (detailed in the next subsection) which is not
the case in the implementation reported in [51]. Lastly, the proposed core
includes a unit for gapped alignment for the purpose of implementing
Gapped BLAST in contrast to [51] which just implements the original BLAST.
Subject Sequence Mem. Upper Word List Mem.
Figure 4.14: Simplified inner structure of the Hitfinder block
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The major aim of this block is to scan each three letter long word of the
subject sequences in order to find exact matches of the query words, as
explained in subsection 4.2.2. It is comprised of an upper word list memory,
a lower word list memory, a shift register, a FIFO buffer and some control
logic. Note that every Hitfinder block is assigned to a subject sequence
memory whose address register (Counter) is unique in the HitFinderTwoHit
block.
At every clock cycle, 5-bit long residues of a subject sequence are shifted into
the shift register (ShiftReg) from the assigned subject sequence memory and
the address register of the subject sequence memory is incremented by one.
The shift register is 15 bits long and hence it can hold 3 subject sequence
residues at the same time. At every clock cycle, the 10 most significant bits
and the 10 least significant bits of the shift register content are used as
addresses for the upper word list memory and the lower word list memory
respectively (see figure 4.14). If the resulting outputs of these memories are
valid entries and are equal to each other, this means that a three-letter long
word of the subject sequence which is currently held in the shift register
matches exactly a query word whose location address in query sequence is
given in the outputs of the word list memories. In this case, we have a hit
condition which needs to be recorded for the following steps of the
algorithm. Hence, we register the address of the query word in the query
sequence and the location address of the hit in the subject sequence to a FIFO
buffer named Hit FIFO with 3 control bits. These entries to Hit FIFO are
processed by the TwoHitMethod block assigned to the Hitfinder block (see
figure 4.12).
4.4.3 TwoHitMethod Block
Figure 4.15 shows a simplified inner structure of the TwoHitMethod block. Its
aim is to find two non-overlapping hits on the same diagonal within distance
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A of each other as explained in subsection 4.2.4 above. In this architecture,
there are two FIFOs of the same length and same width namely Hit FIFO 1
and Hit FIFO 2 to which the same hit entries from the Hit FIFOs of the 5
Hitfinder blocks (which belong to the same HitFinderTwoHit block) are stored
one by one in turn starting from the Hit FIFO in the first Hitfinder block. The
processing of hit entries commences when there are more than two hit entries
in the FIFOs. For instance, the aUl hit entry of Hit FIFO I and b411 hit entry of
Hit FIFO 2 are taken and the hit addresses of these entries are subtracted
from each other. If the result is less than 3, we continue with the processing
of the a4)1 hit entry in Hit FIFO I and (b+1)111 hit entry in Hit FIFO 2 in the next
clock cycle. On the other hand, if the result is bigger than threshold value A,
we continue with the processing of the (a+1) 411 hit entry in Hit FIFO I and
(a+2)411 hit entry in Hit FIFO 2 in the next clock cycle.
Hit Finder 0 Hit Finder 4 Hit Finder 0 Hit Finder 4
Record the two hit
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Hit Address 1
Figure 4.15: Simplified inner structure of the TwoHitMethod block
However, if the result of this subtraction is between 3 and threshold value A
inclusive, we subtract the query word addresses in the hit entries. If the
second subtraction result is not equal to the first one, this means that the two
hits are not on the same diagonal, and hence we continue with the processing
of the a111 hit entry in Hit FIFO 1 and (b+l)th hit entry in Hit FIFO 2 in the next
clock cycle. If the two results are the same, however, this means that we have
two close enough non-overlapping hits on the same diagonal which need to
be recorded for the subsequent steps of the algorithm. The two hit cases are
recorded to two FIFOs namely TwoHit FIFOl and TwoHit FIFO 2. The
address of the first hit and the distance between the two hits (Result 2 in
figure 4.15) are stored in TivoHit FIFOl with 2 control bits, whereas the
address of the first query word is stored in TwoHit FIFO 2. These two-hit
entries to the TwoHit FIFOs are subsequently processed by the assigned
UngappedExtender block.
4.4.4 UngappedExtender Block
The UngappedExtender block implements the ungapped extension step of the
Gapped BLAST algorithm as explained in subsection 4.2.3 above. Each of the
two UngappedExtender blocks read Twohit FIFOs of its 4 assigned
TwoHitMethod blocks in turn. When the UngappedExtender block detects a
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two-hit entry in the Twohit FIFOs of one TwoHitMethod block, the hit address
of the first hit, the address of the first query word in the query sequence and
the distance between the two hits are all extracted from that entry to
compute the start (seed) points of the outward ungapped extension in both
directions, on both query sequence (or PSSM) and related subject sequence.
Note that the first residue pair of the first hit and the last residue pair of the
second hit are the seed points of the outward ungapped extension on the
query sequence (or PSSM) and related subject sequence. Afterwards, the
inward ungapped extension starts from one seed point and ends at the other
seed point where the residue pairs along the extension are scored against a
scoring matrix, with the intermediate scores accumulated. However, in case
when there is a constructed PSSM, the subject sequence residues along the
inward extension are scored against the PSSM. When the inward ungapped
extension ends, the outward ungapped extension is launched in both
directions. Here again, the residue pairs along the extension are scored
against a scoring matrix, with the intermediate score terms accumulated, and
added up with the total score obtained from the inward ungapped extension.
Again, the subject sequence residues along the outward extension are scored
against the PSSM if there is a constructed PSSM. The outward ungapped
extension terminates either when the currently computed grand total score
falls a certain cut-off value below the highest grand total score obtained so
far, or when the extension reaches end of the query sequence (or PSSM) or
subject sequence in either direction. In this case, the ungapped extension
retracts to its previous state which yielded the highest grand total score. If
this highest grand total score exceeds a certain threshold value, the end
points of this high scoring ungapped extension in both directions on both
query sequence (or PSSM) and subject sequence are registered to two
UngappedResult FIFOs to be read and processed by the single GappedExtender
block for the purpose of gapped alignment.
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4.4.5 GappedExtender block
The GappedExtender block implements the gapped alignment step using the
modified Needleman-Wunsch algorithm with the affine gap model. Here,
only the gapped alignment score is computed. The final alignment, i.e. with
trace-back, is not done on FPGA because of its excessive memory
requirement. The GappedExtender block reads UngappedResult FIFOs of the
two UngappedExtender blocks in turn to obtain the edge points of the high
scoring ungapped alignments produced by these two UngappedExtender
blocks. These edge points are used to compute the central point of the
ungapped alignment from which the gapped alignment on the query
sequence (or PSSM) and related subject sequence is launched in both
directions. In other words, the seed point of the gapped alignment is
computed. Figure 4.16 shows one of the two linear systolic arrays in the
GappedExtender block which run independently in parallel to perform the
modified Needleman-Wunsch algorithm on each side of the seed residue
pair. This architecture is deduced from the data dependency graph of the
Needleman-Wunsch algorithm as presented in section 4.2 above [45],
Query sequence Y ={ y,, y2, y3 yN}
Subject sequence
Xjili j ... j X2j Xj
PE, PE2 PEj PEn
Figure 4.16: Linear systolic array for the gapped alignment
The linear systolic array consists of pipelined basic Processing Elements
(PEs) each of which performs the dynamic programming equations
presented in subsection 4.2.7 above. Before the operation of the array, the
query sequence residues at one side of the seed point are shifted through the
array. At the end of this shift, each PE holds one query residue. However, in
:
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case when there is a constructed PSSM, columns of PSSM at one side of the
seed point are shifted through the array. Following this, the subject sequence
residues at the same side of the seed point are shifted systolically through the
array during which each PE generates the value of one dynamic
programming matrix cell every clock cycle. However, the direction of the cell
from which the current value has been derived is not saved since trace-back
will not be performed in hardware. Each PE generates one column of the
dynamic programming matrix after M cycles where M is equal to the number
of subject sequence residues. However, each PE is one cycle behind its
predecessor PE due to the fact that computations in PEi+i depend on the
computation results in PEi. Figure 4.17 illustrates the execution of the
equations of the original Needleman-Wunsch algorithm on the linear array
architecture where diagonal lines cross the matrix cells of dynamic
programming matrix whose values are computed at the tth clock cycle.
PE 1 PE 2 PE3 PE 4 PE 5 PE 6 PE 7 PE 8 PE 9 PE 10
Figure 4.17: Illustration of the execution of the original Needleman-Wunsch
algorithm on the linear systolic array architecture
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The linear array architecture keeps record of the maximum value in the
dynamic programming matrix at each PE, calculating its maximum-so-far
value and broadcasting it to the next PE. The gapped extension in the linear
array architecture terminates when the end of the query sequence (or PSSM)
or subject sequence is reached in either side, or when the current result in PEi
is a certain cut-off value below its maximum-so-far. Once both of the linear
array architectures in the GappedExtender block terminate, their maximum
values are added up to obtain the score of the gapped alignment. If this score
exceeds certain threshold value, the location of the subject sequence in the
related subject sequence memory is sent to the host to allow for the subject
sequence to be truly aligned with the query sequence (or PSSM) by the high






Figure 4.18: Partitioning and mapping of the modified Needleman-Wunsch
algorithm on a fixed size systolic array
Note that number of PEs in the linear array architectures should be equal to
the number of residues in the query sequence (or PSSM) in order to correctly
implement the modified Needleman-Wunsch algorithm. However,
considering the amount of resources in today's FPGAs, this is sometimes
impossible since there could be hundreds or even thousands of residues in
the query sequence. To solve this problem, the algorithm is partitioned into
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array as shown in figure 4.18 above [47] [48], In this architecture, the
alignment process is performed in a number of passes depending on the
length of the query sequence (or PSSM), where a FIFO is used to store
intermediate results and subject sequence residues from each pass before
they are fed back to the input of the array for the next pass. In the proposed
implementation, each of the linear arrays in the GappedExtender block has 4
processing elements. This could be extended at will, resource permitting.
4.5 Implementation Results
The proposed PSI-BLAST design was captured in the Handel C language to
which no specific resource inference or placement constraints were applied.
Hence, it can be directly targeted to a variety of FPGA platforms (e.g. Xilinx
and Altera FPGAs). The resulting core was compiled into EDIF by Agility's
DK5 SP2 suite from which FPGA bitstreams were generated using Xilinx
ISE9.2 tool.
A real hardware implementation of the core was achieved on a Celoxica
RCHTX FPGA board [50] which has a Xilinx Virtex 4 (xc4vlxl60ffll48-ll)
FPGA and off-chip memory fitted on it. In the proposed implementation,
however, the off-chip memory was not used. The operation of the core was
tested on the Swiss-Prot protein sequence database [49] with various query
protein sequences.
We have also implemented the PSI-BLAST algorithm in C in order to
compare the proposed hardware implementation with a pure software
implementation. Table 4.1 presents timing performance figures of both
hardware and software implementations for one PSI-BLAST iteration for 9
random query protein sequences of various lengths. Note that FPGA
execution times listed in the table include the time spent on the host for
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query (or PSSM) pre-processing and multiple global alignment which is in
the order of milliseconds.
Furthermore, all PSI-BLAST iterations take approximately the same amount
of time. So the total execution time for PSI-BLAST is equal to the number of
iterations required for the specific query sequence multiplied by the given
time value in the table for that query sequence. Note that iterations for a
given query sequence continue depending on the preferences of the user or
until PSSMs constructed at the end of each iteration start to converge.
The FPGA hardware was clocked at 15 MHz only and the software
implementation was executed on an Intel Centrino Duo 2.2 GHz PC with 2
GB RAM. Furthermore, the same threshold and cut-off values were used in
both hardware and software implementations at every step of the algorithm.
Note that the results from the hardware implementation were the same as
those of the reference software code.
As it can be seen from table 4.1, the proposed FPGA implementation results
in substantial speed-up compared to software, ranging from 20x to 44x (the
speed-up figure depends on the query sequence). The reason behind this
high speed-up figure of the FPGA implementation, despite the huge
difference in clock frequency, is due to the high level of process parallelism
on FPGA as well as deep pipelining. On the other hand, the low clock
frequency of the FPGA design was owing to the use of a High Level
Language (HLL), namely Handel-C. However, the advantage of using a HLL
is reduced design time. Besides this, running the FPGA hardware at 15 MHz
has the added bonus of resulting in a much lower power consumption
compared to the software implementation.
Although there are several BLAST accelerators reported in the literature [51]
[55] [56] [57], these did not implement PSI-BLAST. Hence, comparison with
them is not applicable. Furthermore, National Centre for Biotechnology
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Information (NCBI) [58] provides a public domain version of BLAST that
includes PSI-BLAST functionality. The online utility of NCBI does not report
execution time. Moreover, using the NCBI PSI-BLAST software code proved
problematic and it was not achievable to get the timing results from it within
this work's time frame.
Table 4.1. Timing performance figures of the hardware and software
implementations for one PSI-BLAST iteration for 9 random protein



















No. 1 111 116 4.47 93.59 20.93
No. 2 214 98 5.04 133.97 26.58
No. 3 368 136 4.37 139.47 31.92
No. 4 459 263 5.94 214.48 36.11
No. 5 565 137 5.80 184.54 31.82
No. 6 635 140 5.45 197.52 36.24
No. 7 746 117 6.93 237.31 34.23
No. 8 864 240 7.12 315.37 44.29
No. 9 985 53 5.46 198.23 36.31
4.6 Conclusions
The detailed design and FPGA implementation of the PSI-BLAST algorithm
has been presented in this chapter. The architecture of the proposed
implementation is composed of various blocks each of which performs a
specific step of the algorithm in parallel. Furthermore, the FPGA core is
parameterized in terms of the sequence lengths, scoring matrix, gap penalties
and cut-off and threshold values. The resulting implementation outperforms
an equivalent desktop-based software implementation by at least one order-
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of magnitude. Moreover, it was designed in the Handel-C language which
makes it FPGA-platform-independent. As a result, the same core can be
ported to other FPGA architectures from different vendors. However, one
disadvantage of using Handel-C was that the achieved clock frequency for
the FPGA design was relatively low for a Virtex 4 FPGA chip.
Future work for this case study includes a multi-threaded implementation of
various flavours of BLAST (including the PSI-BLAST algorithm) and other
sequence analysis algorithms with a web interface that allows users to
submit queries remotely to an FPGA-based server. Note that Verilog HDL
instead of Handel-C will be used for the rest of the case studies in this thesis
since the company owning the development tools for the Handel-C (i.e.
Celoxica) sold its software because of the financial troubles which resulted in
the demise of Handel-C language.
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Chapter 5
High Performance Phylogenetic Analysis with
Maximum Parsimony on a FPGA Parallel Computer
5.1 Introduction
Phylogenetic analysis is the investigation of the evolution and relationships
among organisms that is widely used in the fields of system biology and
comparative genomics [3]. It is particularly important in drug and vaccine
development. In molecular based phylogenetic analysis, the relationship
between species is estimated by inferring the common history of their genes
and then phylogenetic trees are constructed to illustrate evolutionary
relationships among genes and organisms [3] [6],
However, phylogenetic tree construction is a computationally intensive
operation and desktop computers alone cannot be relied upon to perform
this task within acceptable execution times. This is because the number of
theoretically possible tree topologies grows exponentially with the number of
species under consideration. For instance, it takes over 30 hours to construct
the phylogenetic tree for 12 species on a 2.2 GHZ Intel Centrino Duo machine
with 2 GB of RAM. Hence, it is mandatory to utilize faster computing
platforms such as Field Programmable Gate Arrays (FPGAs). These have
indeed been recently proposed as an efficacious and efficient implementation
platform also for phylogenetic analysis due to their flexible computing and
memory architecture which gives them ASIC-like performance with the
added programmability feature [59] [60] [61] [62] [63] [64] [65] [66] [67] .Hence,
we chose FPGAs over ASICs because of their reconfigurability feature and
shorter development time which results in lower Non-Recurring Engineering
(NRE) costs.
High Performance Phylogenetic Analysis withMaximum Parsunony on a PPGA Parallel Computer
There are various phylogenetic tree construction and phylogenetic analysis
methods using different strategies. In this chapter, we concentrate on the
Maximum Parsimony (MP) method which is one of the most widely used
and most accurate tree construction method [6],The design and
implementation of the FPGA core for parsimony analysis employing
Sankoff's dynamic programming algorithm is presented in this chapter.
Systolic array architecture was selected in the proposed design due to its
several benefits for the design. First of all, systolic structures have inherently
massive, local, parallelism potential at both coarse and fine-grain levels.
Coarse-grain parallelism is through the number of parallel processing
elements, whereas the fine-grain parallelism is achieved in each processing
element. This is the main reason behind the accomplished high speed-up
values. Furthermore, since only the processing element at the border of the
array can communicate with the host, communications in the architecture are
mostly local (i.e. between and within the processing elements). Hence,
communication paths have short delays resulting in high clock frequencies
and consequently, high throughput. Moreover, systolic architectures can be
easily implemented on FPGAs as demonstrated in the literature.
A real hardware implementation of the designed core was achieved on the
nodes of an FPGA supercomputer, named Maxwell, which consists of 64
Virtex-4 FPGA chips. To our knowledge, this is the first FPGA
implementation of this method for nucleotide sequence data ever reported in
the literature. FPGA implementations of other phylogenetic analysis
methods and different molecular data have been reported in the past,
however, as described in more detail in section 5.3.
The remainder of this chapter will first present essential background
information on phylogenetic analysis and then discuss related prior works in
the literature. Following this, the Maximum Parsimony (MP) method for
molecular based phylogenetic tree construction will be detailed. Furthermore,
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the design and implementation of the proposed FPGA core for the MP
method will be elaborated. Following this, implementation results are
presented and then evaluated comparatively with equivalent software
implementations running on a desktop computer. Finally, conclusions are
laid out with plans for future work.
5.2 Phylogenetic Analysis
Evolution and relationships among organisms can be investigated in
different ways. Although morphology is the classic method of estimating
relationships, continuously growing molecular information such as
nucleotide or amino acid sequences can also be utilized to infer evolutionary
relatedness.
Molecular-based phylogenetic analysis estimates the relationship between
species by inferring the common history of their genes through comparing
homologous sites with each other. For this reason, sequences under
investigation are aligned by some specific algorithms so that homologous
sites form columns in the alignment. These alignments are used to construct
phylogenetic trees which illustrate evolutionary relationships among genes
and organisms.
5.2.1 Phylogenetic Trees
Diagrams depicting the relationship of species resemble the structure of a
tree. Flence, they are called phylogenetic trees. There are two types of
phylogenetic tree, rooted or unrooted. Rooted phylogenetic trees are drawn
with a root to the left. Figure 5.1 shows an example rooted phylogenetic tree
where the root node is indicated. It can be seen that phylogenetic trees are
strictly bifurcated (binary).
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Figure 5.1: Rooted phylogenetic tree
Phylogenetic trees have some number of External (Terminal) nodes which
are often called Operational Taxonomic Units (OTUs). OTUs represent
existing taxa (i.e. a group of one or more organisms). For instance, B, D, E, A
and C are all terminal nodes in the phylogenetic tree shown in figure 5.1.
Also, phylogenetic trees have some number of internal nodes which are
called Hypothetical Taxonomic Units (HTUs). HTUs represent hypothetical
ancestors of OTUs. Nodes other than root and terminal nodes are internal
nodes in phylogenetic tree as shown in figure 5.1. Furthermore, the lines
between the nodes are branches. The branching pattern is called the topology
of the tree. Figure 5.2 shows an example unrooted phylogenetic tree.
An unrooted phylogenetic tree does not indicate the direction of evolution
process as seen in figure 5.2 since it is not known which node represents the
ancestor of all OTUs. However, in a rooted tree, there is a root node which
leads to the common ancestor of all OTUs in it.
Figure 5.2: Unrooted phylogenetic tree
In figure 5.1, arrows indicate the direction of evolution from root to terminal
node E for instance. Note that an unrooted phylogenetic tree can be rooted
B
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with a method named outgroup rooting if a set of the most distantly related
OTUs (i.e. outgroup) can be formed. Otherwise, the midpoint rooting
method can be utilized. Both of these methods are described in detail in [3].
5.2.2 Methods to Reconstruct Phylogenetic Trees
There are various methods to generate phylogenetic trees from nucleotide
acid sequence alignments in molecular data based phylogenetic analysis. All
of these methods use certain evolutionary assumptions. If these assumptions
apply to the date set, the methods perform well.
These methods can be grouped in one way according to whether they use
discrete character states or pairwise distance matrices. Character-state
methods regard each position in the aligned sequences as a character and the
nucleotides and amino acids at that position as states. All characters are
compared separately and independently from each other. One advantage of
these methods is that they can reconstruct the character state of the internal
nodes which represent ancestral taxa.
On the other hand, distance-matrix methods produce a pairwise distance
matrix and then infer relationships of the OTUs from that matrix. Although
distance-matrix methods cannot reconstruct the character state of ancestral
nodes like character-state methods, they are much less computer-intensive,
and hence faster.
Molecular based phylogenetic analysis methods can also be grouped
according to whether they consider all possible trees or cluster OTUs
stepwise to obtain the single best tree. Exhaustive-search methods evaluate
all theoretically possible tree topologies for a given number of OTUs using a
certain criteria and choose the best one as true phylogeny. One advantage of
these methods is that it is possible to assess the confidence in the best tree
obtained by comparing it with the second best tree. However, the number of
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possible trees grows exponentially as the number of taxa increases. Hence,
these methods require very high computing power.
On the other hand, stepwise-clustering constructs a single tree by following
specific clustering algorithms. Hence, these methods can cope with large
numbers of OTUs. However, there is no way to estimate the confidence in
correctness of a tree obtained since only one tree is produced in these
methods.
Table 5.1 below lists phylogenetic tree construction and phylogenetic
analysis methods classified according to the strategy they use. Note that most
of the distance-matrix methods utilize stepwise clustering to construct the
best tree whereas all character-state methods search the tree space
exhaustively to find the best tree.



















In this work, a discrete character method widely used in molecular
phylogenetic analysis, namely the MP method, was employed to find the
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best phylogenetic tree for a given number of taxa where all theoretically
possible tree topologies are evaluated. There are some faster heuristic
approaches to this method, however, which attempt to heuristically find
optimal solutions to the best tree topology problem [3]. Although these
approaches have shorter run times in software, they are approximate and
hence do not guarantee to find the best tree topology. With faster
implementation platforms, however, this compromise need not take place,
and that is why we have chosen to accelerate the MP method with exhaustive
search on FPGA hardware in this work.
5.3 Prior Work
Although the FPGA implementation of the MP phylogenetic tree
construction for nucleotide sequence data has never been reported in the
literature, there exist some papers discussing the hardware implementations
of the other phylogenetic analysis methods for different types of molecular
data. For instance, [59], [60] and [61] describe the design of FPGA-based
coprocessor architecture to accelerate the reconstruction of MP phylogenies
for gene-arrangement data. The design performs a parallelized version of the
breakpoint median computation which is the most time consuming
component of the reconstruction. Reference [59] reports that the breakpoint
median hardware core achieves a 1005x speed-up over the related desktop
software solely for the computation and a 417x speed-up when the
architecture is used to accelerate the entire reconstruction procedure.
Moreover, [62], [63] and [64] present high performance FPGA
implementations for tackling the tree evaluation process for nucleotide
sequences under the Maximum Likelihood (ML) criterion in order to speed¬
up the tree reconstruction. Reference [64] proposes a Hardware/Software
(HW/SW) system for solving the tree reconstruction problem using the
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Genetic algorithm for Maximum Likelihood (GAML) approach which yields
speed-up of 30x to lOOx compared to a software solution. Furthermore, [62]
extends this HW/SW co-design to a more powerful embedded computing
platform to achieve much faster computation speed for phylogeny inference.
Also, the FPGA logic design is based on the idea of partial likelihood this
time to improve the tree likelihood evaluation process.
On the other hand, [65] presents the application of Custom Computing
techniques to speed up the Unweighted Pair Group Method with Arithmetic
Means (UPGMA), which is the oldest and simplest method used to generate
phylogenetic trees from distance data, by a factor of 100 against equivalent
software running on a desktop computer, for nucleotide sequences. The
paper reports on the conducted experiments and discusses how custom
computing techniques can be utilized to accelerate the performance of
phylogenetic analysis algorithms on high-performance computing engines.
Finally, recent papers [66] and [67] present an architecture which computes
the Phylogenetic Likelihood Function (PLF) through the implementation of a
massive floating point arithmetic unit using a large number of DSP blocks in
Xilinx FPGAs [76], PLF is the most time-consuming kernel of all ML based
programs for the reconstruction of evolutionary relationships. The
architecture presented in [66] is reported to achieve speed-ups ranging from
1.6 up to 7.2 compared to a general purpose computer running a highly
optimized and parallelized software implementation of the PLF.
5.4 Maximum Parsimony
The MP method is one of the most widely used discrete character method in
molecular phylogenetic analysis [6], It operates on a character-state matrix
which is typically an aligned set of DNA or protein sequences where the
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states are the nucleotides (i.e. A, C, G, and T) for DNA sequences and letters
of 20 amino acids for protein sequences.
The MP method operates by defining an objective function which returns a
score for any input tree topology. This tree score is used to rank all possible
trees accorciing to the chosen optimality criterion to find the optimal tree
topologies. The parsimony objective function and an algorithm to solve it
will be discussed in subsections 5.4.1 and 5.4.2, respectively. Searching the
tree space to find the optimal trees under the parsimony criterion will be
detailed in subsection 5.4.3. Following that, subsection 5.4.4 will shortly
present a software tool for phylogenetic inference named PAUP.
5.4.1 Parsimony Analysis
Parsimony criterion is the number of character changes required to explain
all nodes of a tree at every sequence position for a given set of aligned
sequences. The total amount of character change required by any given tree
is called the length of that tree. In parsimony analysis, the aim is to find the
tree topologies with the smallest length. Calculating the length of a given tree
will be explained and illustrated later in this subsection.
An unrooted binary tree for T taxa contains T-2 internal nodes, 2T-3 branches
and T terminal nodes representing sequences of taxa. The length L of an
arbitrarily chosen tree r under parsimony criterion is given by the following
equation where lj is the length for single site j:
N
L(r) = ^ lj (5.1)
7 = 1
In (5.1), N is the number of sites in the sequence alignment and lj corresponds
to the minimum amount of character change implied by a reconstruction
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where a character-state Xij is assigned to each node i for each site j. Note that
character-state assignment of the terminal nodes is fixed by the input
sequences of T taxa. Equation 5.2 shows the calculation of lj.
2T—3
(/ ~ ^ ' f^a(fc),b(fc) (5-2)
1
In (5.2), a(k) and b(k) represent the states assigned to the nodes at either end
of branch k whereas cxy is the cost of change from state x to state y. There are
various cost schemes which can be represented as a cost matrix that assigns a
cost for the change between each pair of character states. Two cost matrices
for nucleotide data are shown in figure 5.3. The matrix at the left hand side of
figure 5.3 assigns equal cost of 1 if the nucleotides are different or 0 if they
are the same. On the other hand, the right hand side matrix assigns a greater
cost to transversions than to transitions. An important point is that cost
matrices are symmetric meaning that cXy is equal to cyx. As a consequence, the
length of a tree is the same regardless of the position of the root. Therefore,
the search among tree space can be conducted over unrooted trees rather
than rooted trees.
acgt acgt
A 0 111 A 0 4 1 4
C 10 11 C 4 0 4 1
G 110 1 G 14 0 4
T 1110 T 4 14 0
Figure 5.3: Two possible cost matrices
Although there are various algorithms to determine lj, it would be helpful to
illustrate the calculation of tree length for one site by evaluating all possible
rT"2 character-state reconstructions where r is the number of states (r = 4 for
DNA sequences or r =20 for protein sequences). As an example, we will
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consider the alignment of 4 DNA sequences (i.e. K, L, M, and N) shown in
figure 5.4 assuming that the lengths for the first j-1 sites have been calculated
and the length of site j is going to be calculated next.
The tree topology that will be evaluated in our example is shown in figure
5.5. The number of character-state reconstructions to be evaluated for the two
internal nodes is 4(4"2) = 16. The lengths implied by four of these
reconstructions under equal cost scheme are shown in figure 5.6. Note that
the minimum length obtained from one of these 16 possible combinations of
state assignments will be the tree length and the associated reconstruction
will determine the default states of the two internal nodes at site j. Note that
the last reconstruction in figure 5.6 corresponds to the optimal case of all 16
possible reconstructions with the minimum length of 2.
The brute-force method used in this example can be applied to every site in
the sequence alignment to obtain the minimum lengths and summing these
lengths will give the total length. However, there is a need for better ways to
determine the minimum lengths since the evaluation of rT_2 reconstructions






Figure 5.4: Example alignment of 4 nucleotide sequences
Figure 5.5: Tree topology to be evaluated as an example
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under consideration grows. For this purpose, we will employ a
straightforward dynamic programming algorithm namely Sankoff's
algorithm [73] which is illustrated in subsection 5.4.2 below.
Length: 2
Figure 5.6: Four possible combinations of state assignments to the two
internal nodes and the resulting lengths
5.4.2 Sankoff's Algorithm
Dynamic programming algorithms operate by solving a set of subproblems
and then assembling those solutions to find an optimal solution for the whole
problem. In the case of Sankoff's algorithm, the best length achievable for
each subtree is determined given each of the possible state assignments to
each node while moving from the tips toward the root of the tree. An optimal
length for the full tree is obtained when the root is reached.
Sankoff's algorithm operates on conditional subtree length vectors which are
depicted by rectangular boxes in the tree shown in figure 5.7. It can be seen
that for each node i, there is an associated conditional subtree vector Si
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containing the minimum possible lengths Sik of the subtree descending from
node i if it is assigned state k. Working from the tips toward the root, the
algorithm proceeds by filling in the vector at each node based on the values
assigned to the pair of vectors above the regarding node. Note that for the
terminal nodes, vectors are initialized to 0 for the states actually observed in
the sequence alignment or to infinity otherwise. The algorithm will be
illustrated in hardware implementation section to ease the comprehension.
An important point is that for symmetric cost matrices, an unrooted tree can
be arbitrarily rooted to determine the minimum tree length in this algorithm.
T C C A
ACGT ACGT ACGT ACGT
3
Figure 5.7: An example tree topology with conditional subtree length vectors
for each node
5.4.3 Searching for Optimal Trees
Since the length of a tree under parsimony criterion can be calculated using
Sankoff's algorithm, the search over tree space can now be started to find the
optimal tree. However, there is a need for an algorithm to generate all
possible trees to be evaluated under parsimony criterion. Such an algorithm
recursively adds the n* taxon in a stepwise manner to all possible trees
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containing the first n-1 taxa until all T taxa have been joined. This algorithm
will be illustrated for five taxa in the following part of this subsection.
We begin with the only tree for the first three taxa and then connect the
fourth taxon to each of the three branches on this tree to generate all 3





B D C B C
2C
Figure 5.8: Generation of all 3 possible unrooted trees for the first four taxa
Furthermore, we connect the fifth taxon to each branch (5 branches per tree)
on each of these 3 trees to yield all 15 possible unrooted trees for the five taxa
as shown in figure 5.9.
ED B D B D E C B D
ED C
B E EC B C B C E D B C
Figure 5.9: Generation of all 15 possible unrooted trees for the five taxa
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The number of possible trees grows by a factor increasing by two with each
additional taxon as expressed in equation 5.3 below where B(t) is the number
of unrooted trees for t taxa. Table 5.2 shows the number of possible unrooted
trees for a given number of taxa.
t
B(t) = ]^[(2i-5) (5.3)
i=3
Table 5.2: Number ofpossible unrooted trees for up to 12 taxa












5.4.4 PAUP Software Tool
PAUP (Phylogenetic Analysis Using Parsimony) [74] is a phylogenetic
analysis program using NEXUS format for input data files. It includes
support for the maximum parsimony, maximum likelihood and distance
methods as well as some additional capabilities. Details of PAUP can be
found in its user manual, command reference manual and quick start tutorial
in [75].
Several versions of PAUP are available with support for a full graphical user
interface (Macintosh), a partial graphical user interface (Microsoft Windows),
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and a command-line only interface (Unix/Linux and Microsoft Windows
console). The Macintosh interface allows for the execution of commands via
menus and command line whereas the Windows and Unix/Linux interfaces
are almost entirely command-line driven. Some menu functions are available
in the Windows interface.
Although there is no evidence to suggest that PAUP is the most efficient
software tool available in the area of phylogenetic analysis, it is widely used
by the Bioinformatics community [3]. Hence, we are going to compare the
proposed FPGA hardware implementation with PAUP software.
5.5 Hardware Implementation
Sankoff's algorithm requires calculation of the conditional subtree length
vector for every internal node in a tree. The algorithm will be illustrated first
in this section based on the tree shown in figure 5.7 using the cost matrix
shown at the right hand side of figure 5.3. We start with the calculation of the
vector values of node 1 (see figure 5.7). For each element k of this vector, the
costs associated with each of the four possible state assignments to each of
the child nodes K and L and the cost needed to reach these states from state k
(obtained from the cost matrix shown at the right hand side of figure 5.3) are
considered. For node 1, these calculations are simple since it is ancestral to
two terminal nodes. Hence, only one state needs to be considered for each
child node. For example, the minimum length of the subtree descending
from node 1 assuming that state A is assigned to node 1 is equal to the sum
of the cost of a change from A to T in the left branch and the cost of a change
from A to C in the right branch (sia = cat + cac = 4 + 4 = 8). In the same
manner, sic is the sum of cct (left branch) and ccc (right branch) giving the
value of 1. Continuing like this, we obtain the entire conditional subtree
length vector for node 1 as shown in figure 5.10. With the same procedure,
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we compute the elements of the vector for node 2 (see figure 5.7) as shown in
figure 5.11. On the other hand, calculations for node 3 (see figure 5.7) are
more complicated since we must consider each of the four state assignments
to each of the child nodes 1 and 3 for each state k at its node. Figure 5.12
shows the computation of the conditional subtree length vector for node 3.
The conditional vector S3 contains the minimum possible lengths for the full
tree given each of the four possible state assignments to the root. The
minimum of these tree lengths is the tree length we seek, which is 5 in our
case as can be seen in figure 5.12. Note that different rooting of the tree in
figure 5.7 would yield the same length.
This algorithm provides a way to calculate the minimum tree length for any
character on any tree under any cost scheme. The total length of a given tree
can be computed by repeating the mentioned procedure for each character in
the sequence alignment and then adding up all of the obtained minimum
lengths for the characters which can be multiplied beforehand by different
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Figure 5.10: Calculation of the conditional subtree length vector for node 1
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Figure 5.11: Calculation of the conditional subtree length vector for node 2
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Figure 5.12: Calculation of the conditional subtree length vector for node 3
Figure 5.13 shows the hardware architecture which computes the subtree
length vectors of the nucleotides (i.e. A, C, G, and
T). In this architecture, registers LregA, LregC, LregG and LregT represent the
elements of the vector of the left hand side upper node (e.g. node 1 in figure
5.12) whereas registers RregA, RregC, RregG and RregT represent the
elements of the vector of the right hand side upper node (e.g. node 2 in figure
5.12).
Each of these registers are added up with three different specific cost values
(i.e. Ca2c, Ca2G, Ca2t, Cc2G, Cc2t, Cg2t) to obtain three subscores (e.g.
S_A2C_L, S_A2G_L, S_A2T_L for LregA) and then each register and its
associated three subscores (e.g. S_C2A_L, S_G2A_L, S_T2A for LregA) are
inputted to the combinational block Min to find the minimum of these values
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Figure 5.13: Simplified hardware architecture for the conditional subtree
length vector calculation of the nucleotide sequence
MinX_Y (X=A, C, G or T and Y=L or R). Furthermore, two minimum values
for each nucleotide (e.g. MinA_L and MinA_R for A) are added to obtain the
scores for each nucleotide (i.e. S_A, S_C, S_G, S_T) which are the elements of
the vector of the target node (e.g. node 3 in figure 5.12).
5.5.1 Parallel Implementation of Sankoff's Algorithm
An important point is that some of these node vectors can be computed at
the same time. For example, in the 10-taxa tree shown in figure 5.14,
computations for nodes on the same line can be done in parallel. Vectors of
nodes on different lines are computed consecutively starting from the first
line until the root node is reached. FPGAs can take advantage of this
parallelism of Sankoff's algorithm to accelerate it by computing several node
vectors concurrently. For the tree topology in figure 5.14, FPGA hardware
would calculate 2, 4 and 2 node vectors in parallel in the first, second and
third clock cycles, respectively. In the fourth clock cycle, a vector for the root
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node would be calculated to obtain the minimum length (score) of the tree.
Hence, the score of the tree is computed in four clock cycles in total rather
than the nine cycles required in the case of sequential node calculations. Note
that the tree under consideration should be rooted in a way so that the left
and right subtrees of the rooted tree will have almost the same number of
taxa to maximize the available parallelism (i.e. tree balancing).
Left Subtree Right Subtree
Figure 5.14: Tree topology illustrating the parallelism of Sankoff's algorithm
The hardware architecture which computes node vector values (see figure
5.13) can be used within a linear systolic array to implement the complete
Sankoff's algorithm in a parallel manner as explained in subsection 5.5.2
below. Also, subsection 5.5.3 elaborates on the inner structure of the
processing element constituting this array.
5.5.2 Linear Systolic Array Implementation of Sankoff's Algorithm
Figure 5.15 shows a linear systolic array which implements Sankoff's
algorithm. It is composed of several processing elements PEy each of which
contains a number of sub-elements with similar architecture as shown in
figure 5.13, in order to compute node vector values. Each PE (processing
element) calculates the score of a different tree topology in parallel
independently from each other. Hence, the total number of PEs is equal to
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the number of theoretically possible tree topologies for the given number of
taxa.
The architecture in figure 5.15 also comprises two FIFOs and an FSM. The
Input FIFO is fed by high level application software running on the host
computer with cost matrix, tree topology and sequence alignment data in
respective order. Concurrently, the linear array reads the Input FIFO to first
get the values of the chosen cost matrix which are then shifted through the
processing elements within the array. Following this, tree topology vectors
whose number is equal to the number of possible tree topologies are read
and shifted through the array independently to configure each PE to operate
on one specific tree topology.
Cost Matrix
Data
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Figure 5.15: Linear systolic array for Sankoff's algorithm
Finally, nucleotide vectors composed of nucleotides at one site of the
sequence alignment (e.g. site j in figure 5.4) under consideration are read and
shifted through the array one by one so as to enable the processing elements
to compute the scores for that specific alignment site for all tree topologies in
parallel. When the first PE finishes its operation for one nucleotide vector,
another vector is read and shifted through the array until there is no more
nucleotide vector left in the Input FIFO. When every PE is done with the last
nucleotide vector, the total tree scores computed by accumulating the score
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backwards through the array into the Output FIFO to be read by the
application software. The FSM coordinates all of these operations of the PEs,
Input FIFO and Output FIFO in accordance with control data coming from the
application software running on the host.
As mentioned before, the number of PEs in the linear array is equal to the
number of possible tree topologies. However, considering the amount of
resources in today's FPGAs, this is not always feasible since there could be
hundreds or even thousands of theoretically possible tree topologies for a
given number of taxa as seen in table 5.2. To solve this problem, the
algorithm is partitioned into small steps which are mapped onto a fixed size




Figure 5.16: Partitioning and mapping of Sankoff's algorithm on a fixed size
systolic array
In this architecture, the tree evaluation process is performed in numerous
iterations (or passes) for each set of tree topologies. Obviously, the number of
iterations depends on the number of possible tree topologies. The additional
FIFO in this architecture is used to store the sequence alignment data shifted
in the first pass which will be read by the array in the next passes when the
time comes for shifting all nucleotide vectors through the array. On the other
hand, the Input FIFO is read to obtain a new set of tree topology vectors at
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5.5.3 Architecture of a Processing Element
Figure 5.17 shows the simplified inner structure of a processing element
which is mainly composed of DpathL and DpathR blocks. Data read from the
Input FIFO is shifted through the array via linked Data registers in the PEs as
illustrated in figure 5.15 to be used by DpathL and DpathR blocks which
implement Sankoff's algorithm on the left and right subtrees (see figure 5.14)
of a tree topology, respectively. In the architecture, the score of the right
branch computed by the DpathR is inputted to the DpathL for the calculation
of the 4 elements of the root node vector which are then inputted to the Min
block to find the minimum of them. The minimum value is the score of the
tree at a specific site of the sequence alignment (e.g. site j in figure 5.4) under
consideration. This score is multiplied by the Weight register which holds the
weight of that site within the alignment and then, the obtained result is
added to the TotScore register which will hold the total score of the tree
topology when the computations for the last site in the alignment is finished
in the PL. The value of the TotScore registers which are linked to each other
are shifted backwards into the Output FIFO as illustrated in figure 5.15 when
every PL in the array is done with the computation of the total score of its
assigned tree topology.
Figure 5.18 shows the simplified inner structure of the DpathL block which
contains one DpathUnitL block and three DpathUnitR blocks. DpathUnitL and
DpathUnitR blocks are responsible from conditional node vector calculation
(see figure 5.13). Each DpathUnitR has 4 data inputs two of which are coming
from outside the DpathUnitL and DpathUnitR blocks, one of which is coming
from its Min & Add Op. block (whose inner structure is shown in figure 5.13)
and last of which is coming from the Min & Add Op. block of the right hand
side neighbour DpathUnitR block. On the other hand, DpathUnitL has 5 data
inputs four of which are like those of DpathUnitR and the fifth one (input R)
is coming from outside the DpathL. Also, the DpathUnitL and DpathUnitR
101
High Performance Phylogejietic Analysis ivith Maximum Parsimony on a PPGA Parallel Computer
blocks have control inputs Cx that determine which data inputs will be
registered. For example, if Cc is asserted, input C will be stored in Lreg_l in
the next cycle. With various combinations of these control signals, DpathL can
compute conditional vectors of multiple nodes (up to 4 nodes) in various
topological forms at the same cycle. Furthermore, DpatliUnitL block of the
DpathL is employed to compute the root node vector of the tree under
consideration using its input R coming from DpathR (see figure 5.17).
Figure 5.17: Simplified inner structure of a processing element (annotated
numbers represent number of words)
Note that DpathR has a similar structure to that of DpathL but it has one less
DpathUnitR block. So, it can compute conditional vectors of up to 3 nodes
concurrently. DpathL will be explained more in detail next in this subsection.
DpathL block incorporates four arrays of registers (CostReg, TreeStructReg,
TaxaOrderReg and ResidueReg) which are fed by the Data register shown in
figure 5.17. CostReg stores the values of the cost matrix which are used within
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Data
Figure 5.18: Simplified inner structure of the DpathL block (annotated
numbers represent number of words)
Min & Add Op. block of each DpnthUnitL and DpathUnitR blocks while
TreeStructReg contains control configurations for the specific tree topology.
TreeStructReg is decoded to obtain appropriate control signals for all
multiplexers in the datapath with the help of TreeStructlndReg incrementing
by one at every cycle. Furthermore, ResidneReg keeps the nucleotides of the
specific site in the sequence alignment a set of which is applied to the data
inputs of the DpnthUnitL and DpathUnitR blocks (i.e. inputs A, B, E, F, J, K, N,
and O) appropriately at every cycle. The applied set of nucleotides is
determined by the TnxnOrderReg with the help of TaxaOrderlndReg which is
incremented every cycle by some value depending on the current control
configuration in TreeStructReg. Note that the values of TreeStructReg and
TnxnOrderReg at a time constitute a tree topology vector whereas contents of
ResidueReg are obviously nucleotide vectors (see subsection 5.5.1).
With their architecture, DpathL and DpnthR can process any subtree topology
with up to 8 and 6 taxa, respectively. So, the most complicated subtree
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topologies DpathL and DpnthR can handle are the ones shown in the upper
and lower halves of figure 5.19, respectively. Finally, a processing element in
the linear array (see figure 5.15) can support a tree topology with at most 12
taxa.
Figure 5.19: Most complicated subtree topologies supported by DpathL
(upper one) and DpathR (lower one)
5.6 Implementation Results
The MP method was implemented on the Alpha Data nodes of the Maxwell
machine with the array architecture shown in figure 5.16, where the number
of the processing elements was 20. The proposed design was captured in
Verilog hardware description language which was then synthesized, placed,
and routed by Xilinx ISE9.2 tool. FPGA bitstreams were also generated by the
same tool while ModelSim was employed to test the core with a number of
testbenches. The clock frequency of the FPGAs was set to 70 MHz. Note that
only one FPGA bitstream is used to configure the FPGAs regardless of the
number of taxa under consideration. Another important point is that the time
it takes to load the bitstream to FPGA is in milliseconds (ms) whereas the
computation time on FPGAs is in seconds (s). Hence, FPGA configuration
time does not affect the overall computation time that much. A high level
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application process was built using the FHPCA Parallel Toolkit (PTK) and
run on the host CPUs. Its main duty was to write the cost matrix data, tree
topology data and sequence alignment data to the input FIFO and then read
the scores of the tree topologies from the output FIFO of the FPGAs with
Direct Memory Access (DMA) transfers (see figure 5.15). On the other hand,
a small C program was written to construct the tree topology data for various
numbers of taxa.
Table 5.3 presents the performance figures of the proposed hardware
implementation for the MP method for up to 12 nucleotide sequences on one
node of the Maxwell machine (each node has a Xilinx Virtex-4 XC4VFX100
FPGA [76]). It was assumed that the cost of changes from a purine (A or G) to
pyrimidine (C or T) is two times the cost of changes from a purine to a purine
and pyrimidine to a pyrimidine. The length of the nucleotide sequences was
898 where a two times higher weight was applied to the changes occurring at
the first position of the codons compared to the second and third positions.
Table 5.3: Timing performance figures of the hardware implementation for












4 3 1 778 1.420
5 15 1 927 1.421
6 105 6 1124 1.423
7 945 48 1361 1.425
8 10395 520 1396 1.430
9 135135 6757 1488 1.480
10 2027025 101352 1587 2.255
11 34459425 1722972 1898 3.446
12 654729075 32736454 2230 5.893
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Each row in table 5.3 is associated with some number of taxa given in the
first column where the second column presents the number of unrooted tree
topologies to be searched for that specific number of taxa. Furthermore, the
third column gives the number of iterations required by the hardware core
considering the number of available PEs to complete the processing of all
trees (see subsection 5.5.1) while the fourth column shows the score of the
most parsimonious tree found during the exhaustive tree search. Finally, the
fifth column gives the average time in seconds taken by the hardware core to
complete its operation for each number of taxa.
For comparative purposes, table 5.4 below shows the timing figures of the
PAUP software execution configured to operate in the same way as the
hardware implementation, with the same nucleotide sequences. The software
version was run on a 2.2 GHZ Intel Centrino Duo machine with 2 GB of
RAM running Windows XP operating system. Note that results obtained by
the hardware implementation were identical to those of PAUP.
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Figure 5.20 plots the timing performance results of the FPGA and software
implementations shown in tables 5.3 and 5.4 with a logarithmic scale. As it
can be seen, for low numbers of taxa, PAUP operates faster than the FPGA
hardware implementation. However, the latter becomes much faster as the
number of taxa increases. Note that both plots in figure 5.20 show an
exponentially increasing curve which is obviously much sharper for the
software solution for the MP method.
Figure 5.20: Timing performance plot of the FPGA and software solutions for
the MP method (scale is logarithmic)
Table 5.5 below provides the speed-up values of the hardware
implementation on 1 node over the software implementation (i.e. PAUP) for
various numbers of taxa. It is obvious that hardware core outperforms PAUP
hugely when the number of taxa is over 8 with the speed-up values reaching
21606x for the 12-taxa case.
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Tables 5.6, 5.7 and 5.8 below show the timing figures of the FPGA
implementation for the MP method on 2, 4, 8 nodes of the Maxwell machine,
respectively, where the tree topologies for a given number of taxa are shared
and distributed among the specified number of nodes by the master node
among the CPUs of the nodes using MPI [77]. Furthermore, the third
columns in these tables present the maximum number of iterations required
by the hardware core on a node, while the fourth columns give the total time
taken to complete the whole process including the collection of the tree
scores from each node by the master node. It can be noticed that average
times taken are decreasing as the number of utilized nodes increases
although the overhead of distributing tree topology data and collecting
results may surpass the gain from the parallel operation of the nodes in the
case of a low number of taxa. The effects of this communication overhead on
the efficiency and scalability of the proposed design over multiple nodes is
graphically represented in figure 5.21 with the timing values for each given
number of taxa as presented in tables 5.6, 5.7 and 5.8.
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Table 5.6: Timing performance figures of the hardware implementation of the











7 48 24 1.423
8 520 260 1.428
9 6757 3379 1.460
10 101352 50676 1.930
11 1722972 861486 2.926
12 32736454 16368227 4.911
Table 5.7: Timing performance figures of the hardware implementation of the











7 48 12 1.415
8 520 130 1.423
9 6757 1690 1.443
10 101352 25338 1.780
11 1722972 430743 2.584
12 32736454 8184114 4.256
Table 5.8: Timing performance figures of the hardware implementation of the











7 48 6 1.418
8 520 65 1.425
9 6757 845 1.433
10 101352 12669 1.690
11 1722972 215372 2.412
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Figure 5.21: Scaling performance of the hardware core on multiple nodes of
the Maxwell for given numbers of taxa
Finally, table 5.9 below provides the speed-up values of the hardware
implementation on 2 nodes, 4 nodes, and 8 nodes over the software
implementation for various numbers of taxa up to 12. Note that the poor
scaling in performance when using multiple nodes (as can be seen in figure
5.21) is due to the fixed communication latency between the host computer
and corresponding FPGA. This is a generic problem which will always occur
when the ratio of the computation time on FPGA hardware to the
communication time between host and FPGA becomes low.
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Table 5.9: Software (PAUP) versus 2-nodes/4-nodes/8-nodes hardware
implementations speed-up values
FPGA FPGA FPGA
No. of Speed¬ Speed¬ Speed¬
Taxa up with up with up with
2 Nodes 4 Nodes 8 Nodes
9 5.4 5.4 5.5
10 124.9 135.4 142.6
11 2000 2264.7 2426.2
12 25929.3 29916.6 32414.7
5.7 Conclusions
In this chapter, the detailed FPGA implementation of the Maximum
Parsimony method for molecular phylogenetic analysis on the nodes of the
Maxwell FPGA supercomputer has been presented. This is the first FPGA
implementation of this method for nucleotide sequence data reported in the
literature to our knowledge. The hardware architecture is a linear systolic
array composed of 20 processing elements each of which performing
Sankoff's algorithm for a different tree topology in parallel. This array
computes the scores of all tree topologies for a given number of taxa in
several iterations.
The currently supported maximum number of taxa is 12 but this number can
be easily improved by cascading more DpntliUnits in DpathL and DpathR
blocks. Furthermore, the resulting implementation outperforms an
equivalent desktop-based software implementation (i.e. PAUP) by very high
orders-of magnitude. The speed-up values achieved by the hardware
implementation on a single node of Maxwell can reach up to 21606x for the
12-taxa case while implementations on several nodes can yield even higher
values. The reasons behind this very high speed-up are essentially twofold:
the first is the coarse-grain parallelism among processing elements, since
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each PE processes a different tree topology in parallel with other PEs, and
second is the fine-grain parallelism achieved in each processing element, as
conditional vectors of several nodes on a specific level of the tree topology
under consideration are computed concurrently (see figure 5.14).
As a short-term future goal for this case study, we plan to extend and
improve the presented architecture to be able to support computations for
unlimited number of taxa by incorporating a reconfigurable router into the
design. On the other hand, we plan to design a web-based interface for the
proposed design through which bioinformaticians can submit their
sequences online for high performance phylogenetic tree construction on




Parallel Processor Design for Molecular Dynamics
Simulations on a FPGA Parallel Computer
6.1 Introduction
Computer simulations are carried out to understand the properties of assem¬
blies of molecules in terms of their structure and the microscopic interactions
between them [4]. They act as a bridge between microscopic length and time
scales and the macroscopic world of the laboratory, serving as a complement
to conventional experiments. Carrying out simulations on computers that are
either difficult or impossible in the labarotory enables us to learn something
new, something that can not be found out in other ways.
There are two main families of simulation techniques; Molecular Dynamics
(MD) and Monte Carlo (MC)-based simulations. There are also several hybr¬
id techniques which combine features from both. MD is a deterministic simu¬
lation technique whereas simulation results from MC simulations are sto¬
chastic. Furthermore, MD can provide the dynamic properties of the simu¬
lated system as well as the static properties, as opposed to MC.
In MD, the time evolution of a set of interacting atoms modelled with classic¬
al mechanics is followed by integrating their Newtonian equations of motion.
MD simulations of biomolecules provide a molecular picture of the structure
and behaviour of biological systems such as enzymes, proteins, DNA strands
and membranes. This allows scientists to advance their understanding of bio¬
logically important molecules. The MD method has applications in the fields
of protein engineering [7], drug design [8] [78] and refinements of structures
based on X-ray [9] and NMR experiments [10].
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However, biological systems of interest have sizes ranging from a few tens of
thousands to millions of atoms. Performing MD simulation of a biological
process, such as protein folding, for a reasonable physical time requires
enormous amounts of computational effort and may take years to complete
on conventional computers. Therefore, it is mandatory to utilize faster com¬
puting platforms.
Special-purpose computers for the acceleration of MD simulation gathered
growing interest lately [89]. Field Programmable Gate Arrays (FPGAs) in
particular have recently been proposed as a viable alternative implementa¬
tion platform for MD simulation due to their flexible computing and memory
architecture which gives them ASIC-like performance with the added pro-
grammability feature. Therefore, we chose FPGAs over ASICs as they offer
reprogrammability, shorter development times and lower Non-Recurring
Engineering (NRE) costs.
There are several MD simulation software tools. However, software for MD
simulation can spend very high percentange of the total computation time in
calculating the non-bonded interactions among particles because the compu¬
tational complexity of the evaluation of non-bonded potentials or forces is
quadratic. Therefore, we can accelerate MD simulation by porting the calcu¬
lation of the non-bonded interactions from software to FPGAs since non-
bonded interactions lend themselves to be easily calculated in parallel. On
the other hand, the remaining MD calculation, which is complex but only
consumes a very limited percentage of the total computation time, can be left
to software running on a host computer. Our ultimate goal is to design and
implement a MD simulation sytem that will allow scientists to simulate a
biomolecular system within a reasonable time frame and obtain useful in¬
formation of a biological system.
The design and implementation of an FPGA core that parallelises all the nec¬
essary operations to compute the non-bonded interactions in the Large-scale
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Atomic/Molecular Massively Parallel Simulation (LAMMPS) software tool is
explained in this chapter. The proposed MD processor core is comprised of 4
identical pipelines working independently in parallel to evaluate the non-
bonded potentials, forces and virials acting on a particle from all of the other
particles in the simulated molecular system. A real hardware implementation
of the designed core was achieved on the nodes of an FPGA-based super¬
computer, called Maxwell, which consists of 64 Virtex-4 FPGA chips. Imple¬
menting the proposed FPGA core on multiple nodes of Maxwell allowed us
to produce a special-purpose parallel machine for the hardware acceleration
of MD simulations. This machine is highly scalable, yielciing higher compu¬
tational power with the additional Maxwell nodes.
The remainder of this chapter will first present essential background infor¬
mation on MD simulation and then discuss related prior works in the litera¬
ture. Subsequently, LAMMPS MD simulation software will be introduced
and then the general system architecture will be explained. Furthermore, the
design and implementation of the proposed FPGA core for computing the
non-bonded interactions in a MD simulation will be elaborated. Following
this, implementation results are presented and then evaluated comparatively
with equivalent pure software implementations. Finally, conclusions are laid
out with possible extensions of this implementation.
6.2 Molecular Dynamics Simulation
Molecular Dynamics is commonly used for the simulation of the structural,
thermodynamic and transport properties of large biological systems on a di¬
verse range of timescales. In MD simulations, atoms in the system are treated
as classical particles and are subject to covalent bond, Van der Waals and
Coulomb forces from other particles. During a time-step of the MD simula¬
tion, forces are computed and accumulated on each atom due to its interac-
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tion with other atoms, and positions and velocities of atoms are updated by
integrating the Newtonian equations of motion.
6.2.1 Molecular Interactions
In MD simulations of biological systems, the potential for a particle i, Oi, is
modelled as follows:
where r,i is a vector from the particle j to i and q; is the charge of the particle i.
Also, cr ab is a length parameter and e ab is an energy parameter where a and
b denote the atom types of particles. The first term <E>iB is the bonded poten¬
tial due to interactions within the topology of the molecules:
^ Kb (r — r0)2 + Ke{e-e0y
bonds angles
+ K$v [l + dp cos{np(p)] (6.2)
dihedrals
Bonded potential is written here as sums over simple harmonic 2-body
(bond), 3-body (angle) and 4-body (dihedral) interactions although other po¬
tential models could also be used. On the other hand, the last 2 terms in (6.1)
are the non-bonded potential due to interactions between all pairs of atoms
in the system. Note that the forces exerted on the particle i, fi, are obtained by
taking the gradient of (6.1) with respect to the position of the particle.
The second term in (6.1), which describes van der Walls interaction, is the
Lennard-Jones (LJ) potential characterized by parameters a ab and c ab. If we
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take the gradient of this potential, an LJ force fiLJ can be expressed as:
On the other hand, the third term on the right hand side of (6.1) is the Cou-
lombic (C) potential, and the corresponding Coulombic force fic is expressed
as:
The computational complexity of evaluating OiB is 0(1) since only few par¬
ticles are covalently bonded to the i111 particle. However, the computation
time to evaluate nonbonded potential or force functions is 0(N) for each par¬
ticle where N is the number of particles in the simulated system. Hence, the
computational complexity to evaluate the functions for all particles in the
system is 0(N2). Accelerating these evaluations is therefore the prime target
for the design of the proposed MD core. Note that the proposed MD proces¬
sor core will be able to deal with an arbitrary potential or force function al¬
though only the LJ and Coulombic interactions are mentioned in this section.
6.2.2 Cutoff Convention
The simplest method for reducing the computation time is the cutoff conven¬
tion. Contributions from particles outside a certain cutoff radius rc are ig¬
nored in this method and hence, the time complexity is reduced to O(N). For
instance, since LJ force and potential decrease rapidly with increasing dis¬
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cutoff distance so that only a few neighbours of atom i contribute rather than
all N. This does not affect the results in most cases provided that the particles
are well separated with respect to an appropriate value of rc.
In contrast, the Coulombic interaction is long-range which means it decreases
slowly with an increase of distance (refer to (6.4)). Hence, evaluating Cou¬
lombic force as a truncated sum over neighbours rather than as a full sum
introduces large inaccuracies [79]. On the other hand, applying the latter me¬
thod is problematic in periodic systems (briefly mentioned in subsection 6.2.4
below). Consequently, other methods are often used for the evaluation of
Coulombic force and potential. One of these methods, namely the Ewald me¬
thod, is discussed in subsection 6.2.5 and the one used by the LAMMPS
software is explained in subsection 6.4.1.
6.2.3 Virials
Virials represent the effect of mutual interaction of particles on the pressure
in the system. The virial vi on the particle i can be calculated with the follow¬
ing equation where T denotes the transpose of the vector:
Note that the time complexity of this operation for all particles is 0(N2) since
it is O(N) for each particle. The proposed MD processor incorporates the
computation of all components of each virial.
6.2.4 Periodic Boundary Conditions
MD simulations are generally performed under periodic boundary condi¬
tions where the original simulation cell is deemed to be surrounded by its 26
(6.5)
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image cells [4]. Then, minimum image convention should be adopted in the
calculations of pairwise interactions. This means that a force exerted on the
particle i from the particle j is only to be calculated for the real particle j or
nearest image of it to the particle i.
6.2.5 Ewald Method
In the cases where periodic boundary conditions apply and hence, electrical¬
ly charged particles exist periodically, Coulombic forces can be calculated
precisely by the Ewald method [80], Force fic is split into the sum of two ra¬
pidly converging series in the Ewald method as follows:
fi=n+fr(6.6)
where fir is the real space sum and fim is the reciprocal space sum. The real
space sum is given in (6.7) where the positive parameter a is taken to be an
appropriate value so that the fir converges rapidly.
Ri V (2a ( 21 n erfc(a\rji\)} 1f> =4^Z^lvirap("g|r'-'l)+ |r„| jj7T''
In (6.7), erfc is the complementary error function which is defined as:
2 fx
erfc(x) — 1 —p= exp (—t2) dt (6.8)
\TC Jo
The proposed MD processor can evaluate fir according to (6.7) whose compu¬
tation time is 0(N2) for all particles since it is O(N) for each particle. On the
other hand, the computation of fim is left to the software running on a host
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processor in the proposed implementation.
6.2.6 Time Integration
There are various kinds of integrators to integrate Newtonian equations of
motion, such as Verlet algorithm [81], Beeman algorithm [82], and multiple
time-step algorithms [83], One of the simplest and most popular algorithms
for the time integration of the positions and velocities of particles is the Ver¬
let algorithm which is expressed as the following two equations:
v(t -1- ^/-^j - v(t - ^2) + 8ta(t) (6.9)
r(t + 8t) = r(t) + Stv(t + 2) (6.10)
where r (t), v (t) and a(t) are the position, velocity and acceleration vectors of
a particle at time t, respectively and 5t denotes the chosen size of each time-
step. Note that the acceleration of a particle at a time-step is computed by the





Improving the performance of MD simulation software with fast computa¬
tion algorithms or parallel algorithms such as atom decomposition, force de¬
composition and spatial decomposition was the primary focus of prior re¬
search on accelerating MD simulations. There exist a number of sophisticated
MD software packages including GROMACS [84], [85], NAMD [86], [87] and
LAMMPS [88]. In next section, the LAMMPS tool (a highly parallel MD si-
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mulator) will be introduced. However, since these software packages are li¬
mited by the the performance of a general purpose processor, some research
has turned to special-purpose and application-specific hardware acceleration
of the MD simulation. The main target of this new research topic is to speed¬
up the most computationally intensive portion of the MD simulation compu¬
tation, namely the non-bonded interactions.
MD-GRAPE [89], [90] is one of the most prominent hardware acceleration
systems for MD simulations. It uses a fourth order polynomial with 1024
piece to approximate the calculation of the force or potential where the coef¬
ficients determine which force or potential is calculated. MD-GRAPE which
has a peak speed of 4.2 Gflops only accelerates the computation of the force
and potential while leaving the rest of the MD simulation to a host processor.
MD engine [91] was also a special-purpose computer for MD simulation
which had similar system architecture to that of the MD-GRAPE system,
where the host computer communicates with the special-purpose parallel
machine that computes the non-bonded interactions.The MD engine system
consists of 76 individual processors named MODEL each of which calculates
both the Lennard-Jones and Coulombic interactions. The system can perform
the simulation 50 times faster than an equivalent software implementation
running on a Sun Ultra-2 200 MHz machine.
All of the aforementioned special-purpose hardware platforms for MD si¬
mulation were implemented using ASIC technology. However, hardware
development in this way can take up several years before the application is
fully implemented. On the other hand, recent advances have made FPGAs a
viable platform for accelerating MD simulations with substantial perfor¬
mance gains. Therefore, recent academic research has attempted to imple¬
ment special-purpose computers for MD simulation using FPGAs.
Prior reserach on FPGA-based MD simulations have concentrated on accele¬
rating different parts of the MD simulation. One of them mapped the posi-
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tion and velocity update to FPGA [92] while most of them computed LJ and
Coulombic interactions of each time-step on FPGA [93], [94], [95], [96], [110].
On the other hand, only few ones moved all tasks in MD simulation onto
FPGA [97], [98],
6.4 LAMMPS MD Simulation Software
LAMMPS is a classical molecular dynamics code written in C++, which
stands for Large-scale Atomic/Molecular Massively Parallel Simulator [99].
It was developed at Sandia National Laboratories under the US department
of Energy as a freely-available, open-source code, distributed under the
terms of the GNU public license.
LAMMPS runs on single-processor machine although it was designed to run
most efficiently on parallel computers supporting the MPI message-passing
library, for instance on distributed- or shared-memory parallel machines and
Beowulf-style clusters. LAMMPS can model atomic, polymeric, biological,
metallic, granular and coarse-grained systems with only a few particles up to
millions or billions using a variety of force fields and boundary conditions.
However, it was designed to be easily modified or extended with new capa¬
bilities, such as new force fields, atom types or boundary condtions.
LAMMPS partitions the simulation domain into small 3D subdomains with
spatial decomposition techniques on parallel machines. Each subdomain is
assigned to a processor, and processors communicate and store ghost atom
information for atoms that border their subdomain. By subdividing the phys¬
ical volume among processors, most computations become local and com¬
munication is minimized so that optimal N/P scaling of the overall calcula¬
tion can be achieved on P processors. Hence, the spatial-decomposition me¬
thod is clearly the best algorithmic choice in comparison with atom decom¬
position and force decomposition methods both of which do not scale well to
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large numbers of processors. Note that systems with uniform particle density
are most efficiently simulated by LAMMPS on parallel machines.
In the simplest sense, LAMMPS integrates Newton's equation of motion for
particles interacting via short- or long-range forces. It utilizes neighbour lists
to keep track of the nearby particles for each particle so that the short-range,
non-bonded potentials and forces for all particles are computed efficiently
using cutoff convention (see subsection 6.2.2) with time complexity of O(N).
As atoms move, these lists are reformed at every few time-steps using both
owned and ghost atoms.
There are several ways to enable the quick calculation of the Coulombic inte¬
ractions by avoiding the all-pairs 0(N2) computation. Approximate tech¬
niques include multipole methods [100], [101] scaling as N, Ewald summa¬
tion (see subsection 6.2.5) scaling as N3/2 and Particle-Particle Particle-Mesh
(PPPM) method [102] scaling as N log (N)1/2. PPPM which is a variant of Par¬
ticle-Mesh Ewald (PME) method [103] is the method used by LAMMPS for
the Coulombic computations due to its higher computational efficiency rela¬
tive to other methods, particularly in parallel setting, as described in subsec¬
tion 6.4.1.
Papers [104], [105] elaborate on the technical details of the algorithms used in
LAMMPS.
6.4.1 PPPM Method
A detailed comparison of Ewald, multipole and PPPM methods shows that
in addition to being less complex to implement, PPPM is the fastest for sys¬
tems of any reasonable size [106], The basic idea of PPPM is to replace the
point charge Coulombic term in (6.1) with an equivalent expression for ex¬
tended charges centered on the original atomic positions. Hence, Coulombic
potential is now expressed as follows:
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where p>j(r) is the Gaussian density that represents an extended charge and is
given as follows:
{G2\3/2
Pi(r) = Ri (— j exp(-G2(r - r;)2) (6.13)
The first term in (6.12) is the usual Coulombic potential multiplied by a com¬
plementary error function which forces it to go to nearly zero at a user-
specified cutoff distance rC/ where G is determined by the accuracy criterion.
Thus, this term is the short-range portion of the Coulombic interaction and is
computed in LAMMPS at the same time as van der Waals interactions as a
sum over nearby particles utilising neighbour lists. On the other hand, the
second term in (6.12) is the Coulombic potential due to the interaction of the
extended charges whereas the last term is a constant.
6.5 System Architecture
The proposed special-purpose parallel machine for MD simulations is a re-
configurable hardware accelerator plugged into a number of host CPUs. Fig¬
ure 6.1 illustrates the basic process flow in the proposed machine for each
time-step. LAMMPS MD simulation software (see section 6.4) running on a
general purpose computer first initialises the simulation environment, calcu¬
lates the less time-consuming bonded interactions and builds a neighbour list
for each particle i in the simulated system, which includes all nearby j par¬
ticles within a certain radius of the particle i. Then, for each neighbour list,
software on host CPUs first broadcast the coordinates and electric charge of
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the particle i to the reconfigurable hardware and subsequently the coordi¬
nates and electric charge of each j particle in the neighbour list as well as the
interaction parameters and the cutoff distances for the specific pairs of i and j
particles are sent to the reconfigurable hardware one by one as shown in fig¬
ure 6.1. Following this, the proposed parallel machine computes all non-
bonded forces, virials and potentials acting on each particle i due to the j par¬
ticles in its neigbour list and then, send these pairwise values back to the host
CPU. Software running on the host use the force values to calculate the acce¬
leration of each particle in the simulated system by (6.11) and then integrates
Newtonian equations of motion (see subsection 6.2.6) by an integration tech¬
nique to update the velocity and position values of all particles at the current
time-step. Software also adds-up pairwise potential and virial values to
compute the total per-atom potentials and virials, respectively. The total po¬
tential energy and pressure in the simulated system at the current time-step
are also calculated by accumulating these potential and virial values, respec¬
tively. Note that a new C++ class was written for the LAMMPS software us¬
ing the FHPCA Parallel Toolkit (PTK) to be able to co-operate with the recon¬
figurable hardware for MD simulations in the way explained above. Another
important point is that all transfers between host CPU and reconfigurable
hardware are done with Direct Memory Access (DMA) method.
Figure 6.2 shows the system connection diagram of the proposed special-
purpose parallel machine for MD simulations. Two processes of LAMMPS
software run on each Intel Xeon CPU while an instance of the proposed MD
processor core resides in each user FPGA. Actually, a software process run¬
ning on a host CPU and a hardware core in a user FPGA form a Maxwell node
as described in subsection 3.7.3. The number of utilized Maxwell nodes where
LAMMPS processes communicate with each other by Message Passing Inter¬
face (MPI) [77] can be easily configured as desired.
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General Purpose Computer
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-Compute bonded interactions -Update acceleration
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Figure 6.1: Basic structure of the proposed special-purpose parallel machine
for Molecular Dynamics simulations
Each Xeon CPU on PCI-X bus connects to two user FPGAs through
bridge/control FPGAs mediating communication between the 32-bit wide
PCI-X bus operating at 133 MHz and the 32-bit wide local buses of the user
FPGAs operating at 80 MHz, as shown in figure 6.2. Furthermore, user FPGAs
in the proposed MD machine are of Xilinx Virtex-4 FX-100 type whereas
smaller FPGAs bridging PCI-X and local buses are of Xilinx Virtex-4 LX25
type. On the other hand, four 256 MB DDR2 SDRAMs are connected to each
user FPGA. The physical width and depth of the SDRAMs are 32 bits and 64M
words, respectively while the logical width of the SDRAMs is 128 bits. Note
that the MD processor core in a user FPGA runs at 150 MHz although the logic
interfacing the user FPGA to the local bus it is connected to runs at 80 MHz.
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Figure 6.2: Sytem connection diagram of the proposed special-purpose pa¬
rallel machine for Molecular Dynamics simulations
Figure 6.3 shows the block diagram of the proposed MD processor core. As it
can be seen, the proposed MD core incorporates 4 identical MD pipelines
which are working independently in parallel to evaluate the non-bonded po¬
tentials, forces and virials acting on a particle from each of the particles in the
neighbour list of that particle. Each MD processor is associated with one of
the SDRAM banks connected to the user FPGA. Furthermore, the LAMMPS
process running on a host CPU transfers the simulation-related data men¬
tioned above to the allocated first region of each SDRAM bank to be proc¬
essed by the relevant MD processor. When these incoming transfers com¬
plete, the software process signals each MD processor to start its operation of
reading data from its associated SDRAM bank through the use of an input
buffer and then writing the evaluated potential, force and virial values back
to the allocated second region of the associated SDRAM bank through the
use of an output buffer, all under the control of a Finite State Machine (FSM)
as shown in figure 6.3. When the MD processor is done with its operation, it
signals the software process to transfer its computed values back from the
relevant SDRAM bank for further processing as explained above. Moreover,
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two identical function coefficient memories shown in the figure 6.3 store the
coefficients of the interpolation used to evaluate a number of functions as
will be detailed later in the next section in conjunction with the inner archi¬



































































Figure 6.3: Block diagram of the proposed Molecular Dynamics processor
core
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6.6 Design of Molecular Dynamics Processor
In the proposed design, internal format of the numbers used is the IEEE
standard single precision (i.e. 32-bit wide) floating-point as shown in figure
6.4 (a). All data are handled in this format. Hence, single precision floating¬
point arithmetic units are utilized throughout the proposed MD processor.
Several pipelined floating-point multipliers and adders/subtractors obtained
from [107] are incorporated in the proposed design whose operation laten¬
cies are 4 and 6 clock cycles, respectively, as explained in [108]. These arith¬
metic units do not support denormalized numbers and NaN ("Not a Num¬
ber") to minimize the required hardware resources and realize high opera¬
tion speed by simplifying the circuitry.
SDRAM banks in the proposed MD machine were partitioned into two re¬
gions. The first region of a SDRAM bank was allocated to data transfers from
the host CPU while the second region was allocated to data transfers from
the designated MD processor on a user FPGA, as mentioned in section 6.5.
Figure 6.4 (b) shows the layout of a memory portion in the first region of a
SDRAM bank storing the coordinates n = (rx, ry, rz) and electric charge qi of a
particle i whereas figure 6.4 (c) shows the layout of another memory portion
in the first region of a SDRAM bank storing the coordinates q = (rx, ry, rz) and
electric charge qj of a j particle, as well as the interaction parameters £ij, oAj
and the cutoff distances for both Lennard-Jones rLFj and Coulombic rcij inte¬
ractions, all pertaining to the particular pair of i and j particles. Since the log¬
ical width of the memory banks is 128 bits, the layouts in figure 6.4 (b) and
(c) occupy the space of 1 and 2 logical words, respectively. Furthermore, the
layout of a memory portion in the second region of a SDRAM bank storing
the force fij = (fx, fy, fz), Lennard-Jones potential eLhp Coulombic potential ecij
and virial Vij = (vx2, vy2, vz2, vxy, vxz, vyz) values computed for the specific pair
of i and j particles is displayed in figure 6.4 (d) which takes up the space of 3
logical words in a memory bank.
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Figure 6.4: (a) Internal format of the numbers used In the proposed design
(b) Layout of a memory portion in the first region of a SDRAM bank storing
the coordinates and electric charge of a particle i (c) Layout of another mem¬
ory portion in the first region of a SDRAM bank storing the coordinates and
electric charge of a j particle as well as the interaction parameters and the
cutoff distances for the particular pair of i andj particles (d) Layout of a mem¬
ory portion in the second region of a SDRAM bank storing the force, potential
and virial values computed for the specific pair of i and j particles
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Figure 6.5: Functional block diagram of a Molecular Dynamics processor
Figure 6.5 above shows the functional block diagram of the proposed MD
processor. It contains a pipeline comprised of three major functional units,
namely MD Squared Distance unit, MD Calculation unit and MD
Force/Virial/Potential unit in the order presented. The MD processor whose
operating frequency is 150 MHz calculates the non-bonded interactions in
the simulated molecular system as stated above. The detailed architectures
and operations of the three functional units in the MD processor will be de¬
scribed in subsections 6.6.1, 6.6.2 and 6.6.3, respectively.
6.6.1 MD Distance Squared Unit
Figure 6.6 shows a simplified pipeline architecture of the first functional unit
in the proposed MD processor, MD Squared Distance unit whose primary du¬
ty is to calculate the squared distance between an i particle and the j particles
in the neighbour list of that i particle. When a MD processor is triggered by
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the host CPU, it begins to transfer simulation data of i and j particles into its
input buffer (see figure 6.3) from the first region of its associated SDRAM
bank. Input buffers in the proposed design make use of double buffering so
as to enhance the efficiency of the data transfers from a memory bank and
hence, increase the operation speed of the MD processors. Note that each of
these double buffers has a width of 256 bits, so two logical words are trans¬
ferred one by one from a SDRAM bank to make up one word of the buffer.
When an input buffer is completely full with data, the MD Squared Distance
unit starts to read one word from the buffer every four clock cycles. If it is
detected that the read word contains the coordinates and electric charge of an
i particle, those coordinates are registered separately in the unit (not shown
in figure 6.6) whereas the charge value is shifted towards the MD Calculation
unit in a register array as shown in figure 6.5. On the other hand, if the read
word contains data related to a j particle, coordinate values in that word are
registered and then pushed into the pipeline with the valid_in signal asserted
for four clock cycles, while the rest of the data in the word (see figure 6.4 (c))
are seperately shifted towards the MD Calculation unit in five register arrays.
When the coordinate values of a j particle enters the pipeline, three floating¬
point subtractors are used to compute the coordinate differences between the
registered i particle and that j particle in three dimensions, di, = (dx, dy, dz),
independently in parallel. These coordinate differences are shifted separately
towards the end of the unit in three register arrays to be passed to the MD
Force/Virial/Potential unit. Furthermore, two floating-point multipliers com¬
pute the two squared coordinate differences in x and y dimensions, dx2, dy2,
and the squared coordinate difference in z dimension, dz2, in different clock
cycles through the use of the three multiplexers whose control signal values
are determined depending on the value of the 2-bit counter valid_cnt which
increments by one with the high value of the delayed valid_in signal as
shown in figure 6.6. Table 6.1 shows how the values of the control signals for
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the multiplexers vary depending on the value of the counter valid_cnt. With
these control signal values, two floating-point multipliers also compute the
following products of the coordinate differences: dxdy, dxdz and dydz in addi¬
tion to dx2, dy2 and dz2 in an order dictated by the multiplexers. Moreover, all
of these coordinate difference products are shifted towards the end of the
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Figure 6.6: Simplified pipeline architecture of the MD Distance Squared unit
Finally, the first floating-point adder in the unit computes the sum of the
squared coordinate differences in x and y dimensions, dx2 + dy2, while the
second floating-point adder adds the squared coordinate difference in z di¬
mension, dz2, to this sum to calculate the squared distance, r© = dx2 + dy2 +
dz2, between a pair of i and j particles. Furthermore, this value is passed to
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the MD Calculation unit to evaluate several functions of distance. Note that
the pipeline latency of the MD Squared Distance unit is 22 clock cycles.
Table 6.1: Control signal values for the three multiplexers in the MD Distance
Squared unit
valid_cnt 0 1 2 3
c_mux_0 0 1 2 X
c_mux_l 0 0 1 X
c_mux_2 0 1 1 X
6.6.2 MD Calculation Unit
Figure 6.7 shows the simplified pipeline architecture of the second and larg¬
est functional unit in the proposed MD processor, MD Calculation unit whose
primary duty is to calculate and separately multiply the first two terms in
(6.14) and (6.15), and both terms in (6.16) and (6.17). The multiplied terms
are then passed to the MD Force/Virial/Potential unit for the computations of
the pairwise forces, virials and potentials due to both Lennard-Jones and
Coulombic interactions between an i particle and the j particles in the neigh¬
bour list of that i particle. Note that only the short-range portion of the Cou¬
lombic interactions is computed in the proposed MD processor.
f"=%(6-14)
ftj = RiRj-92{oc2r^).rij (6.15)
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< = (6.16)
= (6.17)
When the squared distance between a pair of i and j particles is passed to the
MD Calculate unit by the MD Squared Distance unit, this value is registered to
be valid for four clock cycles with the asserted valid_in signal. Then, two
floating-point comparators in the unit compare the registered squared dis¬
tance with the specified cutoff distances for the Lennard-Jones and Coulom-
bic interactions, respectively. If the squared distance happens to be bigger
than the cutoff distance for any interaction, then the forces, virials and poten¬
tials due to that interaction are set to be zero for the particular pair of i and j
particles. Furthermore, utilizing the values shifted into the unit as shown in
figure 6.5, the first terms in (6.14), (6.15), (6.16) and (6.17) are computed to be
available at the output of the multiplexer mux_3 in four consecutive clock
cycles through the use of the floating-point multiplier multJJ and the two
multiplexers, mux_0 and mux_l, shown in figure 6.7. Control signal values of
the mentioned multiplexers and the multiplexer mux_2 are determined de¬
pending on the value of the 2-bit counter valid_cnt as shown in Table 6.2.
Table 6.2: Control signal values for the fourmultiplexers in the MD Calculator
unit
valid_cnt 0 1 2 3
c_mux_0 0 1 0 1
c_mux_l 0 1 0 1
c_mux_2 0 1 0 1
c_mux_3 0 0 1 0
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Figure 6.7: Simplified pipeline architecture of the MD Calculation unit
On the other hand, the floating-point multiplier mult_l computes the argu¬
ments of the functions gi(x), g2(x), g3(x) and g4(x), which are in the second
terms of (6.14), (6.15), (6.16) and (6.17), respectively, in four consecutive clock
cycles through the use of the multiplexer mux_2. These computed arguments
are then passed to the MD Function Evnluator unit to be evaluated in their
corresponding function in a pipelined manner with a latency of 31 clock
cycles. The MD Function Evnluator unit will be elaborated in subsection
6.6.2.1. Moreover, the functions gi(x), g2(x), g3(x) and g4(x) are expressed be¬
low:
gx(x) = 48x~7 - 24x~4 (6.18)
g2(x) = erfc(pfx)x~3/2 + exp(—x)x~1 (6.19)
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jf3(x) = Ax 6 — 4x 3 (6.20)
g4(x) — erfc{4x)x~xl2 (6.21)
Finally, the floating-point multiplier mult_2 multiplies the delayed output of
the multiplexer mux_3 and the output of the MD Function Evaluator unit, and
hence gets the first two terms in (6.14) and (6.15) and both terms in (6.16) and
(6.17) multiplied in 4 consecutive clock cycles for a pair of i and j particles.
These results are then sent to the MD Force/Virial/Potential unit with the as¬
serted vnlid_md_calc signal for further processing. Note that the pipeline la¬
tency of the MD Calculator unit is 40 clock cycles.
6.6.2.1 MD Function Evaluation Unit
Figure 6.9 shows the simplified pipeline architecture of a functional unit in
the proposed MD Calculation unit, namely MD Function Evaluation unit which
evaluates the functions gi(x), g2(x), g3(x) and g4(x), which are expressed re¬
spectively in (6.18), (6.19), (6.20) and (6.21), consecutively in four clock cycles
using the piecewise third-order polynomial interpolation. When the argu¬
ment x enters the unit with the asserted valid_in signal, it is decomposed into
two numbers, xaddr and xwterp, as shown in figure 6.8.
31 30 26 23 22 17 16 0
s ex
i
ea 6 bits '0'
1 < i
s ei mi (23 bits)
Figure 6.8: The operation required for the polynomial interpolation with a
look-up table to evaluate the functions gi(x), g?(x), g3(x) and g4(x)
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The floating-point number xaddr represents the argument x in a range [2 5, 211)
using 10 bits, 4 for the exponent and 6 for the mantissa. The latter is the copy
of the most significant bits of the mantissa of x, namely mx. The unit calcu¬
lates the value ofx-xaddr-2~e"+ex, where ea and ex are the exponents of xaddr and
x, respectively, and normalizes it in a 32-bit floating-point number Xinterp- Ac¬
tually, the exponent of Xinterp, namely e,, is equal to ex-7-n, where n is the num¬
ber of leading zeros in the 17 least significant bits of x. Then, a function g(x)
can be approximated with Xinterp as follows, where C3, C2, ci and co are the coef¬
ficients of the piecewise polynomial interpolation:
g(x) = ((c3Xinterp + C2)X-interp "I" ^1^ ^interp "I" ^0 (6.22)
fiinc coefF 0 ■
func coeff 1
func coefF 2
func coefF 3 ►
x. ►
interp ^
-H 10 ► 10





Figure 6.9: Simplified pipeline architecture of the MD Function Evaluator unit
A set of the quadruples of the coefficients (i.e. a look-up table) is stored in the
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two identical Function Coefficients memories shown in figure 6.3. Note that
each Function Coefficients memory serves two separate MD processors with
its dual port. These memories are comprised of four sub-memories storing
one of the four piecewise interpolation coefficients (i.e. C3, C2, ci, Co) for four
functions (i.e. gi(x), g2(x), g3(x), g4(x)) in four separate regions. Each sub-
memory is a 4096 x 32 bits Block RAM with an address width of 12 bits. The











Figure 6.10: The layout of a sub-memory in the Function Coefficients memo¬
ry storing one of the four piecewise interpolation coefficients for the functions
gfx), g2(x), g3(x) and g4(x) in four separate regions
Furthermore, four differently delayed values of the 10-bit number xnddr are
used as part of the addresses for accessing the four sub-memories individual¬
ly, as shown in figure 6.9. On the other hand, the two most significant bits of
the four addresses, coming respectively from the four 2-bit counters in the
Interpolation coefficients
for the function g4(x)
Interpolation coefficients
for the function g,(x)
Interpolation coefficients
for the function g3(x)
Interpolation coefficients
for the function g4(x)
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unit, are used to select one out of four tables (functions) stored in the sub-
memories. With this configuration, MD Function Evaluation unit evaluates the
functions gi(x), g2(x), g3(x) and g4(x) for a pair of i and j particles in four con¬
secutive clock cycles with a latency of 31 clock cycles.
6.6.3 MD Force/Virial/Potential Unit
Figure 6.11 shows the simplified pipeline architecture of the third and final
functional unit in the proposed MD processor, MD Force/Virial/Potential unit
whose primary duty is to compute the pairwise virials and forces acting on
an i particle due to both Lennard-Jones and Coulombic interactions with the j
particles in the neighbour list of that i particle. In four consecutive clock
cycles, the multiplied first two terms of (6.14), (6.15), (6.16) and (6.17) are
pushed one by one into the unit by the MD Calculation unit with the valid_in
signal asserted for four clock cycles. Obviously, these four products pertain
to the LJ force, Coulombic force, LJ potential and Coulombic potential for a
pair of i and j particles, respectively.
The first and second values entering the unit are registered separately in the
first two clock cycles under the control of the 2-bit counter valid_cnt, which
increments by the high value of the valid_in signal, as shown in figure 6.11.
These registered values are then added up by the floating-point adder in the
unit and the result is passed to the three floating-point multipliers. On the
other hand, the third and fourth values are buffered respectively in the syn¬
chronous write, asynchronous read buffers fifo_elj and fifo_ecb in the third
and fourth clock cycles under the control of the counter valid_cnt. These buf¬
ferings last until the end of the operation of these multipliers, as will be ex¬
plained later.
Furthermore, the three floating-point multipliers compute all three compo¬
nents of the total pairwise force fij (i.e. fx, fy, fz) and six components of the
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c_mux_2
Figure 6.11: Simplified pipeline architecture of the MD ForceA/irial/Potential
unit
pairwise virial Vij (i.e. vx2, vy2, vy2, vxy/ vXZ/ vyz) in parallel in three consecutive
clock cycles by multiplying the output of the floating-point adder with the
coordinate differences (i.e. dX/ dy, dz) and the coordinate difference products
(i.e. dx2, dy2, dz2, dxdy/ dxdZ/ dydz) ,which are shifted into the pipeline from the
MD Squared Distance unit for a pair of i and j particles, through the use of
three multiplexers, as shown in figure 6.11. In the first clock cycle, the output
of the adder is multiplied by the coordinate differences, dx, dy and dz, to cal¬
culate the components of the total pairwise force, fx, fy, fz, whereas the adder
output is multiplied by the following coordinate difference products: dx2, dy2
and dz2 to compute the following three components of the pairwise virial: vx2,
vy2 and vy2 in the second clock cycle. Finally, in the third clock cycle, the fol¬
lowing coordinate difference products: dxdy, dxdz and dydz are multiplied by
the output of the adder to calculate the following three components of the
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pairwise virial: vxy, vxz and vyz. Note that the control signal values of the
three multiplexers in the unit are determined depending on the value of the
2-bit counter valid_cnt_2 (not shown in figure 6.11) which counts up to three
with the high value of the valid_reg_d[9] signal. Table 6.3 shows how the val¬
ues of the control signals for the multiplexers vary depending on the value of
the counter valid_cnt_2.
Table 6.3: Control signal values for the three multiplexers in the MD
ForceA/irial/Potential unit
valid_cnt_2 0 1 2
c_mux_0 0 1 2
c_mux_l 0 1 2
c_mux_2 0 1 2
As the multipliers finish their operations, their outputs multjO, mult_l and
mult_2 are concatenated into a word which is written to the output buffer of
the MD processor in three consecutive clock cycles, as shown in figure 6.3.
Furthermore, the pairwise LJ potential eLJ in the corresponding location of
the fifo_elj buffer and the pairwise Coulombic potential ec in the correspond¬
ing location of the fifo_ecb buffer are incorporated into that word in the first
and second clock cycles, respectively, extending its width to 128 bits. When
an output buffer is completely full with data, its content is flushed into the
second region of the associated SDRAM bank. Layout of a memory portion
in the second region of a SDRAM bank is shown in figure 6.4 (d). Moreover,
the 128-bit output buffers in the proposed design make use of double buffer¬
ing so as to enhance the efficiency of the data transfers to a memory bank
and hence, increase the operation speed of the MD processors. Note that the
pipeline latency of the MD Force/Virinl/Potentinl unit is 12 clock cycles.
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6.7 Implementation Results
Molecular Dynamics simulations were implemented on the Alpha Data
nodes of the Maxwell machine with the MD processor cores shown in figure
6.3, each of which incorporating four MD processors working independently
in parallel with a total pipeline latency of 74 clock cycles. The proposed MD
core was written in Verilog language while the interfaces of the user FPGA
with the local bus and the DDR2 SDRAM banks were provided by the Alpha
Data in the VHDL language. The design was then synthesized, placed, and
routed by the Xilinx ISE 11.5 tool. FPGA bitstreams were also generated by
the same tool while the ModelSim tool was employed to test the MD core
with a number of testbenches. Note that there is only one FPGA bitstream
used to configure all FPGAs in the MD machine regardless of the number of
atoms in the simulated system. Furthermore, MATLAB tool was used to
compute the piecewise polynomial interpolation coefficients for the evalua¬
tion of the several functions needed, as explained in subsection 6.6.2.1.
The clock frequency of the user FPGAs for the local bus interface was set to
be 80 MHz whereas the clock frequency for the MD core was set to be 150
MHz. Due to this clock frequency of the MD core, the clock frequency for the
DDR2 SDRAM banks was 300 MHz. For benchmark purposes, an all-atom
Rhodopsin protein in solvated lipid bilayer was simulated with the Lennard-
Jones forces, and the Coulombic forces via PPPM (particle-particle particle
mesh), incorporating SHAKE constraints. This model contains counter-ions
and a reduced amount of water to make a 32K atom system. The details of
the simulation are as follows:
• 32,000 atoms for one time-step
• LJ and Coulombic force cutoff of 10.0 Angstroms
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• Neighbor skin of 2.0 Angstroms
• Average neighbors per atom = 372 atoms
• NVT time integration
Table 6.4 presents the timing performance figures of the LAMMPS software
for the pairwise LJ and short-range Coulombic interaction computations of
the above mentioned Rhodopsin protein system on two nodes of the Max¬
well machine (i.e. two software processes running on one host Intel Xeon
CPU). The protein system was replicated in X, Y or Z dimensions to achieve
the simulation of systems with up to 256,000 atoms, as presented in table 6.4.
Table 6.4: Timing figures of the LAMMPS software for the pairwise interac¬











32000 27723 40467 56829 5.051342
64000 55446 80934 113658 9.911402
128000 110892 161868 227316 20.407846
256000 221784 323736 454632 40.746851
For comparative purposes, table 6.5 below shows the timing performance
figures of the MD machine configured to operate in the same way as the pure
software implementation on two nodes of the Maxwell machine (i.e. two
software processes running on one host Intel Xeon CPU and MD core in¬
stances on two Xilinx Virtex-4 XC4VFX100 FPGAs [76]). Note that the timing
figures presented in table 6.5 do not include the I/O communication costs
occurring during the data transfers between a host CPU and SDRAM banks.
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Table 6.5: Timing figures of the MD machine for the pairwise interaction











32000 27723 40467 56829 0.379309
64000 55446 80934 113658 0.785921
128000 110892 161868 227316 1.674183
256000 221784 323736 454632 3.130863
Figure 6.12 plots the timing performance results of the pure software imple¬
mentation and the MD machine for the pairwise interaction computations on
two nodes of the Maxwell, as shown in tables 6.4 and 6.5, respectively. As it
can be seen, at all atom sytems, the MD machine operates faster than the
pure software implementation. Note that both plots in figure 6.12 show a
quadratically increasing curve which is obviously much sharper for the pure
software solution for the MD simulations.
Figure 6.12: Timing performance plot of the LAMMPS software and the MD
machine for the pairwise interaction computations on two nodes of the Max¬
well
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Table 6.6 below provides the speed-up values of the MD machine over the
pure software implementation (i.e. LAMMPS) for the pairwise interaction
computations of the systems with various numbers of atoms on two Maxwell
nodes. Note that the MD machine outperforms the pure software implemen¬
tation by 12x-13x.
Table 6.6: LAMMPS versus MD machine speed-up values for the interaction









2 Nodes 4 Nodes 8 Nodes 16 Nodes
Number of Nodes
Figure 6.13: Scaling performance of the MD machine on different numbers
of nodes of the Maxwell for the given numbers of atoms
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Table 6.7 shows the timing performance figures of the MD machine on two
Maxwell nodes, this time including the I/O communication costs of the data
transfers between a host CPU and SDRAM banks, as opposed to table 6.5. As
it can be seen, I/O communication times account for over 96 percent of the
total time. Due to this very high cost of the communication, the overall tim¬
ing performance of the MD machine is poor compared to the pure software
implementation for all atom systems (refer to table 6.4). Although multith¬
reading, where each of the four existing threads deals with its assigned MD
processor in the MD core, was utilised in the software process to take advan¬
tage of the direct memory transfers (DMA), the total time could not be re¬
duced to a desired level because of the very poor data bandwidth between
the host CPU and SDRAM banks. Nonetheless this limitation is not concep¬
tual but rather dependent on the hardware platform targeted in this imple¬
mentation. This communication bottleneck can be significantly resolved by
integrating FPGA boards tighter into the host systems. In this way, FPGAs
will have high-speed access to host memory through, for instance, AMD's
Hypertransport, Intel's Quick Path Interconnect or SGI's NumaLink which
offer bandwidths ranging from 15 to 25.6 GB/s, thus reducing communica¬
tion overheads by at least lOOx in comparison to our currently used commu¬
nication link. This would result in performance gains of the MD machine in
overall over the pure software implementation by almost same factors listed
in table 6.6.
Table 6.7: Timing figures of the MD machine including I/O communication









32000 11.202145 10.822836 % 96.61
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64000 22.298593 21.512672 % 96.48
128000 44.749425 43.075242 % 96.26
256000 89.581439 86.450576 % 96.50
Tables 6.8, 6.9 and 6.10 below show the comparative timing figures of the
pure software implementation and the MD machine for the pairwise interac¬
tion computations of the Rhodopsin protein systems with up to over two
million atoms on 4, 8 and 16 nodes of the Maxwell machine, respectively. As
it can be seen, the MD machine speed-up values for the pairwise interaction
computations range from lOx to 14x. In addition, the efficiency and scalabil¬
ity of the MD machine on different numbers of nodes of the Maxwell is
graphically represented in figure 6.13 with the timing values for the given
numbers of atoms, as presented in tables 6.5, 6.8, 6.9 and 6.10. Note that the
computational power of the proposed MD machine increases highly with the
increasing number of the Maxwell nodes utilized.
Table 6.8: Comparative timing figures of the LAMMPS software and the MD









32000 2.467384 0.237942 10.37
64000 4.959632 0.398379 12.45
128000 10.006767 0.748793 13.36
256000 20.08099 1.416626 14.18
512000 39.751763 2.869737 13.85
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Table 6.9: Comparative timing figures of the LAMMPS software and the MD









32000 1.202016 0.118279 10.16
64000 2.444738 0.220909 11.07
128000 4.856528 0.392149 12.38
256000 9.857229 0.781985 12.61
512000 19.563335 1.516907 12.90
1024000 40.567838 2.854312 14.21
Table 6.10: Comparative timing figures of the LAMMPS software and the MD









32000 0.610724 0.05701 10.71
64000 1.211133 0.111407 10.87
128000 2.406081 0.240549 10.00
256000 4.96922 0.441922 11.24
512000 9.783473 0.774302 12.64
1024000 19.683968 1.516273 12.98
2048000 40.287101 2.891285 13.93
Table 6.11 shows the resource utilization of the MD core in a user FPGA.
Note that the total number of the floating-point adder/ subtractors in the MD
core is 36 while the total number of the floating-point multipliers is 44. In
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addition, 8 floating-point comparators are also utlized in the proposed de¬
sign. Furthermore, the floating-point adder/subtractors and comparators
were entirely implemented in the slice logic. On the other hand, the floating¬
point multipliers were partially implemented in the DSP48 blocks on the
FPGA. However, since each multiplier requires 4 DSP48 blocks and the total
number of the DSP48 blocks in the user FPGA is just 160, it was only possible
to map 40 of the multipliers to the DSP48 blocks while the rest of them were
entirely implemented in the user logic.
The accuracy in the computations was sufficient enough to carry out stable
MD simulations but the accuracy could be improved if the single extended
precision (i.e. width of 40-bit) was used for the floating-point numbers inside
the design rather than the single precision (i.e. width of 32-bit) [109], Howev¬
er, this precision increase would require higher amounts of slice logic and
DSP48 blocks to implement the floating-point arithmetic units utilised in the
MD core. Unfortunately, currently used Xilinx Virtex-4 XC4VFX100 FPGA
chips can not accommodate any higher resource demand as can be clearly
seen in table 6.11.
Furthermore, it is reported by [109] that the evaluation of the functions,
which involves the piecewise third-order polynomial interpolation with a
look-up table, requires a key with a width of at least 15 bits (see subsection
6.6.2.1). However, even 1 bit increase in the width of the used key would re¬
quire doubling the size of the utilized Function Coefficients memories (see
figure 6.3). It is also impossible to realize the usage of 15-bit wide key consid¬
ering the amount of Block RAMs available in the currently used Virtex-4
FX100 FPGA chip (refer to table 6.11).
150
Parallel Processor Design for Molecular Dynamics Simulations on a FPGA Parallel Computer




39,880 42,176 % 94
Total Number of
4 Input LUTs
69,622 84,352 % 82
Number of
Slice Flip Flops
43,021 84,352 % 51
Number of
FIF016/RAMB16S
280 376 % 74
Number of
DSP48s
160 160 % 100
6.8 Conclusions
The design and implementation of a FPGA core, namely MD core, carrying
out all the necessary operations to compute the non-bonded interactions in a
MD simulation with the purpose of accelerating the LAMMPS MD software
was presented in this chapter. The proposed MD processor core comprised of
4 identical pipelines working independently in parallel to evaluate the non-
bonded potentials, forces and virials was implemented on the nodes of a
FPGA-based supercomputer, named Maxwell, which consists of 64 Virtex-4
FPGA chips. This implementation allowed us to produce a special-purpose
parallel machine for the hardware acceleration of the MD simulations. This
machine yields higher computational power with the additional Maxwell
nodes, making it highly scalable.
The timing performance figures of the MD machine for the pairwise LJ and
short-range Coulombic (via PPPM) interaction computations in the MD
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simulations of the solvated Rhodopsin protein systems with various num¬
bers of atom show performance gains over the pure software implementation
by factors of up to 13 on two nodes of the Maxwell machine. These MD ma¬
chine speed-up values for the pairwise interaction computations were also
maintained on different numbers of Maxwell nodes. However, the overall
timing performance of the MD machine is worse than the pure software im¬
plementation due to the very high I/O communication costs of the data
transfers between a host CPU and SDRAM banks. This case stems from the
very poor data bandwidth between a host CPU and SDRAM banks which is
a limitation caused by the hardware platform targeted in this implementa¬
tion (i.e. Maxwell FPGA-based supercomputer).
Nonetheless, if FPGA boards are integrated tighter into the host systems
through, for instance, AMD's Hypertransport, Intel's Quick Path Intercon¬
nect or SGI's NumaLink, the bandwidth of the I/O communications would
be greatly enhanced up to 25.6 GB/s, thus yielding much lower communica¬
tion costs (i.e. up to lOOx reduction in comparison with our currently used
communication link). This would result in performance gains of the MD ma¬
chine in overall over the pure software implementation. On the other hand,
the accuracy of the computations could be improved if the number of slices
and DSP48 blocks available in the user FPGA (i.e. Xilinx Virtex-4
XC4VFX100) was higher. Furthermore, wider DSP48 blocks and larger block
RAMs would also help to enhance the computation accuracy. Solving the
aforementioned concerns with a better hardware implementation platform is





This thesis proposes the use of state-of-the-art reprogrammable system-on-
chip technology, in the form of platform FPGAs, as a relatively low cost, high
performance and reprogrammable implementation platform in order to cope
with the sheer immensity of the data sets involved in BCB algorithms (often
measured in tens/hundreds of Gigabytes) as well as their computation
demands (often measured in Tera-Ops). The research question in this thesis
was to assess the viability of FPGAs as a high performance platform for BCB.
Therefore, the aim of this research was to develop a sophisticated library of
FPGA architectures for bio-sequence analysis, phylogenetic analysis, and
molecular dynamics simulation. The results of these case studies were then
studied to assess the viability of FPGAs as an alternative implementation
platform for BCB applications.
This final chapter will first summarize the work presented in each of the
previous chapters and then draw together the conclusions reached from
results presented in chapters 4, 5 and 6. Potential ideas for future research
extensions are also discussed.
7.2 Thesis Summary
Reconfigurable Computing (RC) is emerging as a new computing paradigm
with the commercial availability of reconfigurable logic which is a special
kind of hardware circuit that can be reconfigured into whatever logic the
Summary and Conclusions
user desires by programming some kind of configuration memory. Chapter 2
presented fundamentals and characteristics of reconfigurable computing, the
use of programmable logic to accelerate computation. Furthermore, specific
reconfigurable computing architectures were briefly outlined together with
the reconfiguration technology. Moreover, mapping algorithms to
reconfigurable hardware was introduced and various application fields for
reconfigurable computing were highlighted.
FPGAs were the first significantly available field-programmable devices that
achieved enough density to perform significant portions of a computation.
Arrays of simple logic functions and memories (e.g. flip-flops) which can be
connected through programmable interconnection networks are provided in
these chips for the designer. Chapter 3 introduced FPGAs that has been
widely used in reconfigurable computing, and provided a brief overview of
its basic architecture, programming the architecture and additional
specialized function resources. Furthermore, an FPGA-based supercomputer
named Maxwell, our hardware implementation platform for two case studies
as explained in chapters 5 and 6, was briefly described towards the end of the
chapter.
Aligning subject sequences from a large biological database to a query
sequence to find similarities between the query sequence and the database
sequences is a very common task in BCB. However, sequence alignment is a
computationally intensive operation, and desktop computers alone cannot be
relied upon to perform this task within acceptable time periods since
biological sequence databases are growing at an exponential rate. To address
this problem, chapter 4 presented an FPGA implementation of the Position
Specific Iterated BLAST (PSI-BLAST) which is a heuristic biological sequence
alignment algorithm widely used by the BCB community in order to detect
distant relationships among query and database sequences. Subsequently,
implementation results were presented and then evaluated comparatively
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with the performance of equivalent software implementations running on a
desktop computer. It was seen that our implementation outperformed an
equivalent desktop-based software implementation by at least one order-of
magnitude.
Phylogenetic analysis, investigation of the evolution and relationships
among organisms, is widely used in the fields of system biology and
comparative genomics. In molecular-based phylogenetic analysis, the
relationship between species is estimated by inferring the common history of
their genes and then phylogenetic trees are constructed to illustrate
evolutionary relationships among genes and organisms. However,
phylogenetic tree construction which is a computationally intensive
operation takes a very long time on conventional processors due to the
number of theoretically possible tree topologies growing exponentially with
the number of species under consideration. Hence, chapter 5 presented the
detailed design of a FPGA core for molecular-based phylogenetic analysis
with Maximum Parsimony (MP) method and its implementation on the
nodes of an FPGA-based supercomputer named Maxwell. Subsequently,
implementation results were presented and then evaluated comparatively
with equivalent software implementations running on a desktop computer. It
was observed that our implementation outperformed an equivalent desktop-
based software implementation (i.e. PAUP) by very high orders-of
magnitude.
Molecular Dynamics (MD), a deterministic simulation technique often
performed to help understand the properties of assemblies of molecules in
terms of their structure and the microscopic interactions between them, act as
a bridge between microscopic length and time scales and the macroscopic
world of the laboratory, serving as a complement to conventional
experiments. However, biological systems of interest have sizes ranging from
a few tens of thousands to millions of atoms and thus performing MD
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simulation of a biological process for a reasonable physical time requires
enormous amounts of computational effort, taking years to complete on
conventional computers. To address this problem, chapter 6 presented the
detailed design of a MD processor core which parallelises all the necessary
operations to compute the non-bonded interactions in the LAMMPS software
tool and its implementation on the nodes of the Maxwell FPGA-based
supercomputer. Subsequently, implementation results were presented and
then evaluated comparatively with equivalent pure software
implementations on Maxwell nodes. Note that our implementation showed
performance gains over the pure software implementation by factors of up to
13 on two nodes of the Maxwell machine
7.3 Evaluation and Conclusions
The detailed FPGA implementation of the PSI-BLAST algorithm was
presented in chapter 4. The architecture of this FPGA core which is
parameterized in terms of the sequence lengths, scoring matrix, gap penalties
and cut-off and threshold values was composed of various blocks each of
which performing a specific step of the algorithm in parallel. The resulting
implementation outperformed an equivalent desktop-based software
implementation by at least one order-of magnitude. Furthermore, the core
was designed in the Handel-C language, thus making it FPGA-platform-
independent. This means that the same core can be ported to all other FPGA
architectures from different vendors. However, the drawback of using
Handel-C was that the achieved clock frequency for the FPGA design was
relatively low for a Virtex-4 FPGA chip. Note that using Verilog HDL in
place of Handel-C would improve this frequency drastically.
In chapter 5, the detailed FPGA implementation of the Maximum Parsimony
method for molecular phylogenetic analysis on the nodes of the Maxwell
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FPGA-based supercomputer was presented. The architecture of this core was
a linear systolic array composed of 20 processing elements each of which
performing Sankoff's algorithm for a different tree topology in parallel. In
several iterations, this array computes the scores of all tree topologies for a
given number of taxa where the currently supported maximum number of
taxa is 12 but this number can be easily improved by cascading more
hardware blocks. The resulting implementation outperformed an equivalent
desktop-based software implementation (i.e. PAUP) by very high orders-of
magnitude. For instance, the speed-up values achieved on a single node of
Maxwell could reach up to 21606x for the 12-taxa case while implementations
on several nodes could yield even higher values.
The design and implementation of a FPGA core carrying out all the
necessary operations to compute the non-bonded interactions in a MD
simulation with the purpose of accelerating the LAMMPS MD software was
presented in this chapter 6. Our MD processor core comprised of 4 identical
pipelines working independently in parallel to evaluate the non-bonded
potentials, forces and virials was implemented on the nodes of the Maxwell
FPGA-based supercomputer which enabled us to produce a special-purpose
parallel machine for the hardware acceleration of the MD simulations. The
timing performance figures of this MD machine for the pairwise LJ and
short-range Coulombic (via PPPM) interaction computations in the MD
simulations of systems with various numbers of atom showed performance
gains over the pure software implementation by factors of up to 13 on two
nodes of the Maxwell machine. However, the overall timing performance of
the MD machine was worse than the pure software implementation due to
the very high I/O communication costs of the data transfers between a host
CPU and SDRAM banks as a result of the very poor data bandwidth between
a host CPU and SDRAM banks. Therefore, there is a need for much better




Future work for each case study is set out as follows:
• Future work for the first case study can be a multi-threaded
implementation of various flavours of BLAST and other sequence analysis
algorithms with a web interface that allows users to submit queries
remotely to an FPGA-based server.
• As to the second case study, we plan to extend and improve the existing
architecture to be able to support computations for unlimited number of
taxa by incorporating a reconfigurable router into the design.
Furthermore, we plan to design a web-based interface for our design
through which scientists can submit their sequences online for high
performance phylogenetic tree construction on an FPGA-based server.
• With regard to the third case study, if FPGA boards are integrated tighter
into the host systems through, for instance, AMD's Hypertransport, Intel's
Quick Path Interconnect or SGI's NumaLink, the bandwidth of the I/O
communications would be greatly enhanced up to 25.6 GB/s, resulting in
performance gains of the MD machine in overall over the pure software
implementation. On the other hand, the accuracy of the computations
could be improved if the number of slices and DSP48 blocks available in
the used FPGA chips was higher. Furthermore, wider DSP48 blocks and
larger block RAMs would also help to enhance the computation accuracy.
Solving the aforementioned concerns with a better hardware
implementation platform is the major plan for the future of this research.
In addition, we plan to conduct rigorous evaluation of power consumption
and assessment of associated costs (e.g. development time, purchase prices)
for all our designed and implemented FPGA cores. Furthermore,
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backward/forward compatibility and portability of our FPGA cores can be
analyzed in future. Finally, exploration of more sophisticated algorithms for
each case study that can yield better FPGA implementation results is in our
agenda for future work.
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Afts/racr—This paper presents the design and
implementation of the first FPGA-based core for Gapped
BLAST sequence alignment with the two-hit method, ever
reported in the literature. Gapped BLAST with two hit is
a heuristic biological sequence alignment algorithm which
is very widely used in the Bioinformatics and
Computational Biology world. The architecture of the core
is parameterized in terms of sequence lengths, match
scores, gap penalties and cut-off, and threshold values. It
is composed of various blocks each of which performs one
step of the algorithm in parallel. This results in high
performance and efficient FPGA implementations, which
easily outperform equivalent software implementations by
one order of magnitude or more. Furthermore, the core
was captured in an FPGA-platform-independent
language, namely the Handel-C language, to which no
specific resource inference or placement constraints were
applied. Hence, the core can be ported to different FPGA
families and architectures.
Index Terms—FPGA, Gapped BLAST, Sequence
Alignment, Two-Hit method
I. Introduction
reconfigurable hardware platform for sequence
alignment algorithms [3] [4] [5], Indeed, FPGAs are
capable of providing high speed-ups compared to
general purpose processors with the convenience of
reprogrammability, which makes them an attractive
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Figure 1. Exponential growth of biological sequence databases over
years [ 1 ]
Biological sequence alignment is a widespread
operation in the world of Bioinformatics and
Computational biology (BCB) where sequence
databases are searched to find similar sequences to a
query sequence, by aligning each subject sequence in
the database to the query sequence [ 1 ]. The main aim of
this operation is to obtain information about a newly
discovered biological sequence (i.e. Protein, DNA or
RNA) from other known sequences (stored in the
database). For instance, if a new sequence is similar to a
known sequence representing a cancerous gene, then
information pertained to the functionality of the new
sequence can be inferred, which is useful in early
disease diagnosis and drug engineering. Besides this,
study of evolutionary development and history of
species can be done through biological sequence
alignment [1] [2],
Biological sequence alignment is a computationally
intensive operation and with exponentially growing
sequence databases (see Figure 1) this task cannot be
achieved by desktop computer systems within realistic
execution times. Hence, there is a need for faster
computing platforms to cope with this growth.
Recently, Field Programmable Gate Arrays (FPGAs)
have been proposed as a high performance
There are various biological sequence alignment
algorithms some of which are exhaustive and give
optimal alignments (e.g. Needleman-Wunsch [6],
Smith-Waterman [7]) and some of which are heuristic
and give sub-optimal alignments (e.g. FASTA[8],
BLAST[9]). In this paper, we concentrate on Basic
Local Alignment Search Tool (BLAST) which is a local
alignment algorithm. Although it is heuristic, in the
sense that it produces local alignments which are not
always optimal, it is much faster than ordinary
exhaustive dynamic programming algorithms. The
design and implementation of a variant of BLAST,
namely Gapped BLAST with two-hit method [10], is
presented in this paper. The design is captured in the
Handel-C language [13] which is a FPGA-platform-
independent language, making our design portable
across a number of FPGA architectures (e.g. Xilinx,
Altera). The remainder of this paper will first present
essential background information on the general
BLAST algorithm. Then, the design and
implementation of our FPGA core for Gapped BLAST
with the two-hit method will be detailed. After that,
comparative timing performance evaluation of our core
against equivalent desktop software is presented.
Finally, conclusions are laid out with plans for future
work.
(Advance online publication: 20 August 2008)
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II. Background
Biological sequences evolve through mutation,
selection and random genetic drift [11]. Mutation, in
particular manifests itself through 3 main processes
which are as follows:
• Substitution of residues: Residue A in the sequence
is substituted by another residue B.
• Insertion of residues: New residues are inserted into
the sequence.
• Deletion of residues: Existing residues in the
sequence are deleted.
Insertions and deletions result in gaps which are taken
into consideration when aligning biological sequences.
The degree of alignment of biological sequences is
measured by a score which is obtained by the
summation of score terms of each aligned pair of
residues with possible gap penalty terms. Score terms
for each aligned residue pair are obtained from
probabilistic models which are stored in score or
substitution matrices such as BLOSUM50 [1], The
latter is a 20x20 matrix for protein sequence residues.
On the other hand, gap penalties depend on the length
of the gap and are independent of gap residues. There
are two main types of gap penalties:
• Linear gap penalty: The cost of a gap of length
g is given by following linear function:
Penalty (g) = -g*d
• Affine gap penalty: A constant penalty is given
for opening a new gap while a linear and
smaller penalty is given for subsequent gap
extensions. The cost function of the affine gap
penalty is hence given by the following affine
equation:
Penalty (g) = -d-(g-l)*e
BLAST stands for Basic Local Alignment Tool. It is
developed on the ideas of FASTA.BLAST is used for
searching both protein and DNA sequence databases for
sequence similarities. It is a heuristic local alignment
algorithm which approximates the dynamic
programming Smith-Waterman algorithm. Since it is a
heuristic algorithm, the local alignment it produces is
not always optimal. However, it is much faster than the
Smith-Waterman algorithm. As a result, BLAST and its
variants are some of the most widely used sequence
search tools.
The central idea of the BLAST algorithm is that a
statistically significant alignment is likely to contain a
high-scoring pair of aligned words. BLAST first finds
these high scoring pairs of aligned words and then
extends them to the real alignment. These words are k-
residues long where k is different for DNA and protein
sequences. The default k values for DNA and protein
sequences are 11 and 3 respectively. There are 3 basic
steps of BLAST:
• Pre-processing the query sequence: All k-long
words in the query sequence are extracted. Then,
words that are similar to these are found. We call
the overall results the k-words.
• Scanning the subject sequences: All the subject
sequences in the database are scanned one by
one for matches with the obtained k-words.
• Extension of the matches: All matches in the
subject sequences are extended to form local
alignments between the query sequence and
related subject sequences in the database.
In subsections II.A-II.C, all basic steps of the BLAST
algorithm mentioned above will be explained in more
detail.
It is worth mentioning at this stage that the
aforementioned basic steps belong to the original
BLAST algorithm. However, several variants of the
original algorithm have been devised over the years
with the aim of increasing its sensitivity while keeping
run-times at minimum. All of these variants include the
3 basic steps of the original algorithm, with the addition
of new steps. In this paper, we discuss two of these
variants, namely BLAST with two-hit method, and
Gapped BLAST, which are in subsections II.D and II.E
respectively.
A. Step 1: Pre-processing the Query Sequence
An example protein sequence which has 9 residues (or
amino acids) is shown below:
LVNRKPVVP
In this first step, we take the query sequence and chop it
into overlapping k-words as illustrated below for the








As it can be seen, there are 7 words extracted from the
query sequence which are 3 residues long. In general,
the number of words extracted equals (m-k) + 1 where
m is the number of residues in the query sequence.
After this, words similar to each of these extracted
words are found through the usage of specific scoring
matrix. An example scoring matrix for protein residues
(Blosum50) is shown below in figure 2.
(Advance online publication: 20 August 2008)
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Words which score at least threshold value T with the
scoring matrix when aligned with the words extracted
from the query sequence are regarded to be similar to
these extracted words. Similar words for each extracted
word are found and then recorded with the location
address of the corresponding extracted word in the
query sequence tagged to them. This process is
illustrated below with the first extracted word shown
above (i.e. LVN) using the Blosum50 scoring matrix for
the case where T is 12:
Word 0: L V N
4 + 4 + 6 = 14
Query word 1: L V N
Word 0: L V N
2 + 4 + 6= 12
Query word 2: M V N
Word 0: L V N
4+4+1=9
Query word 3: L V S
Query word 1 and query word 2 score 14 and 12
respectively when aligned with the first extracted word
(LVN) from the query sequence. Since score values are
over or equal to 12, query word 1 and query word 2 are
recorded with the location address of the first extracted
word in the query sequence, which is 0. However, query
word 3 is discarded since it scores less than 12 when
aligned with the extracted word. All recorded similar
words are used in step 2 of the BLAST algorithm.
B. Step 2: Scanning the subject sequences
In this step, all subject sequences in the database are
scanned one by one to find the possible exact matches
of the query words which were recorded in step 1. Each
match is referred to as hit or hotspot. Each hit is
recorded in a list for the third step of the BLAST
algorithm with the identity of the corresponding query
word and the location address where the hit occurred in
the subject sequence. Considering the fact that current
databases contains tens of thousands of subject
sequences and that each subject sequence comprises
hundreds/thousands of residues, it is obvious that this
sequence database scanning process is a massively time
consuming task.
C. Step 3: Extension of the matches
In this last step of the basic BLAST algorithm, we
utilize the list of matches (hits) obtained in step 2 to
form local alignments between the query sequence and
the subject sequences in the database. Each entry in the
list of hits contains the location address of a match in
the subject sequence and the location address of the
corresponding query word in the query sequence.
Starting from these 2 location addresses, each of the hits
in the list is extended on the query and corresponding
subject sequence in both directions without allowing
any gaps. In this extension, pairs of residues along the
query and subject sequence are scored with a scoring
matrix (e.g. Blasoum50). This process is illustrated in











Score: -3 4 -3 5 2 7 3 -3 -3
Figure 3. Step 3: Extension of matches
In figure 3, the red box shows a hit where query word
RRP is matched in the subject sequence. The query
word RRP is similar to RKP word in the query
sequence. The green box in figure 3 shows the
extension which started from the edges of the red box.
As the extension proceeds in a 1 residue pair at a time
in both directions and without allowing for any gaps,
pairs of residues along the extension are scored using a
scoring matrix (BLOSUM50 in our case). These score
terms are added up after each extension step and the
extension is terminated when this total score falls a
certain cut-off distance below the best total score
obtained so far. Then, the extension goes back to its
state which yielded the highest total score. As a result of
this extension step, the related subject sequence is
locally aligned to the query sequence (without gaps).
I). BLAST with two-hit method
The third step of the BLAST algorithm, i.e. the
extension of the matches on the query and subject
sequences, generally accounts for a very high
percentage of the BLAST algorithm's execution time.
Hence, the two-hit method was devised to reduce the
(Advance online publication: 20 August 2008)
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time spent in this extension step. The central idea of the
two-hit method is to start extension only when there are
two non-overlapping hits on the same diagonal within
distance A of each other. This is illustrated in figure 4
where only two non-overlapping hits on the same
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Figure 4. Ungapped extension of two close hits on the sane diagonal
lines [10]
In other words, if the distance between any two non-
overlapping hits on the subject sequence is equal to the
distance between the locations of the corresponding
query words in the query sequence, then ungapped
extension is triggered in both directions starting from
both hits. The rest of the process is the same as
explained in subsection II.C and the result is a local
ungapped alignment of the query and subject sequences.
This process is illustrated in figure 5 where A is equal
to 5.
Query Sequence: L P N R K P V V
Query Words: P H R P L V
Subject Sequence :G P H R R PLY
Score: -3 7 1 5 2 7 3 4 -3
Figure 5. Extension with the two-hit method
In figure 5, the red boxes show two non-overlapping
hits on the query and subject sequences within a
distance of 4. Since the distance between the query
words in the query sequence is equal to the distance
between the two hits on the subject sequence, and since
this distance between the two hits is less than 5, and
bigger than 2, ungapped extension is started from the
edges of the left and right hand sides of the red boxes
respectively (see the green box in figure 5).
To maintain the sensitivity of the general algorithm, the
threshold value T used in the query pre-processing step
of the algorithm is reduced. Hence, the number of query
words recorded in this step will increase. As a result,
while scanning the subject sequences in step 2 we will
potentially find more hits than before. However, only a
small fraction of these hits will have an associated
second hit. Therefore, ungapped extension will be
triggered less frequently compared to the case in the
original BLAST algorithm. The total execution time of
BLAST is thus reduced.
E. Gapped BLAST
Gapped BLAST is an advancement of BLAST with the
two-hit method, which is faster and gives better
alignments and alignment scores. In addition to the
steps outlined above, gapped alignment is triggered in
gapped BLAST if local ungapped alignment obtained as
a result of ungapped extension has a sufficiently high
score. If this is the case, the central pair of the local
ungapped alignment is used as a seed from which the
gapped alignment is run both backwards and forwards,
as illustrated in figure 6. The gapped alignment
algorithm utilized in Gapped BLAST is a modified
version of the Needleman-Wunsch algorithm where the
alignment is pruned when alignment scores fall a
certain cut-off distance below the best score so far. The
Needleman-Wunsch algorithm with linear and affine
gap models is explained in subsections II.F and II.G
below, respectively. The necessary modifications of the
original Needleman-Wunsch algorithm needed in the
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Figure 6. Gapped alignment started from the central pair of the local
ungapped alignments in both directions [ 10]
F. The Needleman-Wunsch algorithm with the
Linear Gap Model
The Needleman-Wunsch algorithm is a dynamic
programming algorithm which finds optimal global
gapped alignment between two sequences [6]. In
Gapped BLAST, however, it is used for local alignment
purposes, after a slight modification as will be
explained in subsection II.H below. In this section, we
will present the original Needleman-Wunsch algorithm
where a linear gap model is assumed.
Assuming we have two sequences X = xiX2....xM and Y
= y,y2 yN, whose lengths are M and N respectively, a
dynamic programming score matrix F is built where
each cell F (i, j) represents the best alignment between
xiX2....Xi segment of X and yiy2 yj segment of Y.
(Advance online publication: 20 August 2008)
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The boundary cells of Matrix F are set by the following
set of equations:
F (0, 0) = 0 (1)
F (i, 0) = -i*d where i=l, 2....M (2)
F (0, j) = -j*d where j=l, 2....N (3)
The following equation is used to compute the values of






Here, we aim to find best alignment between xix2....Xj
and y,y2 yj given the best alignment between
XiX2....Xi_i and y,y2 yyi (i.e. F(i-1, j-1)), between
X|X2....Xn and y,y2 yj (i.e. F(i-1, j)) and between
X|X2....Xi and yiy2 yj.j (i.e. F(i, j-1)). There are three
alternatives:
• An alignment between X; and yj: In this case, the
new score F(i, j) is F(i-1, j-1) + s(Xj, yj) where
s(Xi, yj) is the scoring matrix score for x; and yr
• An alignment between X; and a gap in Y: In this
case, the new score F(i, j) is F (i-1, j)-d where d
is the gap penalty.
• An alignment between a gap in X and yj: In this
case, the new score F(i, j) is F (i, j-1 )-d where d
is the gap penalty.
One of these three alternatives (see figure 7) yields the








Figure 7. Illustration of the Needleman-Wunsch dynamic
programming equations
Note that a pointer to the cell from which F (i, j) was
derived (i.e. above, left, above-left) is stored in each
cell. Once the value of the last cell of matrix F (i.e. F
(M, N)) is computed, the best global alignment between
X and Y is obtained by tracking back from this cell,
using the aforementioned pointers, and applying the
following procedure:
• If cell (i, j) was derived from cell (i-1, j-1), the
pair of symbols X; and yj is added to the front of
the current alignment.
• If cell (i, j) was derived from cell (i-1, j), Xj and a
gap in Y are added to the front of the current
alignment.
• If cell (i, j) was derived from cell (i, j-1), a gap in
X and yj are added to the front of the current
alignment.
This is illustrated in figure 8 for 2 protein sequences. In
this figure, the trace-back starts from F(M, N) = F(7,
10) and moves backward to the cell from which the
current cell was derived until F(0, 0) is reached, while
applying the aforementioned procedure at every step of
the trace-back. The resulting global alignment of these 2
sequences can be seen at the bottom of figure 8.
H E A G w A G H E E
0« - -8«
Ts























-6 -7 ^-15 •5± -13< --214 --294 --37
H -32
A








































-11 ^-12 -14 ^-15 V-12 s
... heagawghe - e
Best Global Alignment. _ - p- aw-heae
Figure 8. Illustration of the Needleman-Wunsch algorithm
G. The Needleman-Wunsch algorithm with the
Affine Gap Model
The Needleman-Wunsch algorithm with the affine gap
model is similar to the one with the linear gap model.
However, in this case, we have three new matrixes
namely F, /, and IY to compute. The following equations
are used to compute the values of /,, Ix and IY where d is
the penalty associated with the gap opening and e is
penalty associated with the gap extension:
I.(i,j)=max (5)
T (• -\ I /-(/—1
\lx(i-Lj)-e j
(6)
t /■ -\ \I-(i,j -1 )-d !Iy{'.j)=max (7)
[Iy(i,J- 1 >-ej
The values of the dynamic programming matrix cells
F(i, j) are equal to the maximum of lz (i, j), Ix ('• j) and






Note that the pointer to the above-left cell is stored in
the cell if F(i, j) is set to equal /z (i, j) whereas the
pointer to the left cell is stored if F(i, j) is set to equal
(Advance online publication: 20 August 2008)
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Ix(i, j). Finally, the pointer to the above cell is stored if
F(i, j) is set to equal If\, j).
H. Modified Needleman-Wunsch algorithm
The Needleman-Wunsch algorithm presented above is
used for finding global gapped alignments between two
sequences. Gapped BLAST however requires some
modifications to the original Needleman-Wunsch
algorithm. First, no computations are done for the
dynamic programming matrix cells which are adjacent
to cells whose F(i, j) values are a certain cut-off value
below the highest cell value computed so far. Second,
the trace-back procedure may start at any cell which has
the highest value F(i, j) among all the cells, rather than
bottom rightmost cell. In this way, we have a local
gapped alignment at the end of the trace-back
procedure.
III. Hardware Implementation of Gapped
BLAST with the Two-Hit Method
Figure 9 shows a hardware architecture which
implements gapped BLAST algorithm with the two-hit
method. Each block in the architecture implements one
step of the algorithm as described in the above sections,
except for the pre-processing query sequence step
which is implemented by high level application
software running on the host computer. The architecture
consists of 8 HitFinderTwoHit blocks, 2
UngappedExtender blocks and 1 GappedExtender block
all of which are running in parallel. There are also 8
32K x 5 bits subject sequence memories each of which
holds a number of subject sequences. Note that each
subject sequence memory belongs to one
FlitFinderTwoHit block. Each HitFinderTwoHit block
is composed of 5 HitFinder blocks and 1
TwoHitMethod block. Each HitFinder block
implements step 2 outlined in subsection II.B and scans
its assigned subject sequence memory to find exact
matches of the query words in the subject sequences.
Each TwoHitMethod block performs the two-hit method
procedure on hits coming from the 5 HitFinder blocks
which are in the same HitFinderTwoHit block as the
TwoHitMethod block. Besides these, each
UngappedExtender block implements step 3 mentioned
in subsection II.C and extends the two hits found by its
4 allocated TwoHitMethod blocks without allowing
gaps, in order to obtain local ungapped alignments.
Finally, a single GappedExtender block implements the
modified Needleman-Wunsch algorithm to produce
local gapped alignments from local ungapped
alignments obtained in 2 UngappedExtender blocks.
The high level application software and all of the blocks
which constitute the architecture shown in figure 9 are
detailed in the following subsections.
A. High Level Application Software
Figure 10 shows the organization of our Gapped
BLAST FPGA implementation. Application software
running on the host has many duties, the most important
of which is the query sequence pre-processing as
explained in section II.A. In brief, the application
software finds 3 letter long query words which score at
least a threshold value T when aligned with words
extracted from the query sequence. Then, the location
address of each of these query words in the query
sequence is placed at a vacant position in an upper word
list and a lower word list pair depending on the 2 most
significant letters and 2 least significant letters of the
query word, respectively. Note that there are 5 upper
word and lower word list pairs.
Subject Sequence Mer Subject Sequence W Subject Sequence M Subject Sequence Mer Subject Sequence Mem. Subject Sequence Mem. Subject Sequence M Subject Sequence M
c E C C
HosL^-





































Figure 9. Hardware architecture for the Gapped BLAST algorithm with the two-hit method
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As it can be seen in figure 10, there are various FPGA
configuration bit files for different threshold and cut-off
value parameters. The first task of the application
software is to pick the proper bit file, depending on the
user-supplied algorithm parameters, from a database of
FPGA configurations and load it on to the FPGA chip.
Afterwards, the application software runs the hardware
configuration in 4 modes. In mode 1, the application
software sends one of the 5 upper word and lower word
list pairs to each of the 5 HitFinder blocks in every
HitFinderTwoHit block. In mode 2, a number of subject
sequences are sent to the 8 available subject sequence
memories on FPGA, depending on the subject sequence
lengths. In mode 3, the application software sends a
query sequence to the FPGA to be stored in memories
within the 2 UngappedExtender blocks and the single
GappedExtender block. Finally, the execution of the
hardware configuration is launched in mode 4. After
some time, the FPGA starts sending the high scoring
subject sequences to host with their alignment scores to
be printed onto the screen. By repeating these steps
several times for different subject sequences, we can
align a query sequence to all subject sequences in a
sequence database. Note that each iteration is called as
"pass".
Host
Celoxica RCHTX FPGA Card




Figure 11 shows a simplified inner structure of a
Hitfinder block. The architecture of this block is
modified version of one shown in figure 7 of [ 18] .The
difference is that as opposed to [18],we added the
positions of the query words in the query sequence into
the memory content of the Flit Finder to increase the
sensitivity of the hit finding process. Furthermore, our
design implements the two-hit method (detailed in the
next section) which is not the case with [18]. Lastly, our
core includes a unit for gapped alignment for the
purposes of implementing Gapped BLAST in contrast
to [18] which just implements original BLAST.
The major aim of this block is to scan each three letter
long word of the subject sequences in order to find
exact matches of the query words, as explained in
subsection II.B. It is comprised of an upper word list
memory, a lower word list memory, a shift register, a
FIFO buffer and some control logic. Note that every
Hitfinder block is assigned to a subject sequence
memory whose address register (Counter) is unique in
the HitFinderTwoHit block.
At every clock cycle, 5-bit long residues of a subject
sequence are shifted into the shift register (ShiftReg)
from the assigned subject sequence memory and the
address register of the subject sequence memory is
incremented by one. The shift register is 15 bits long
and hence it can hold 3 subject sequence residues at the
same time. At every clock cycle, the 10 most significant
bits and the 10 least significant bits of the shift register
content are used as addresses for the upper word list
memory and the lower word list memory respectively
(see figure 11). If the resulting outputs of these
memories are valid entries and are equal to each other,
this means that a three-letter long word of the subject
sequence which is currently held in the shift register
matches exactly a query word whose location address in
query sequence is given in the outputs of the word list
memories. In this case, we have a hit condition which
needs to be recorded for the following steps of the
algorithm. Hence, we register the address of the query
word in the query sequence and the location address of
the hit in the subject sequence to a FIFO buffer named
Hit FIFO with 3 control bits. These entries to Hit
FIFO are processed by the TwoHitMethod block
assigned to the Hitfinder block (see figure 9).
Subject Sequence Mem. Upper Word List Mem
Figure 11. Simplified inner structure of the Hitfinder block
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C. TwoHitMethod Block
Figure 12 shows a simplified inner structure of the
TwoHitMethod block. Its aim is to find two non-
overlapping hits on the same diagonal within distance A
of each other as explained in subsection II.D above. In
this architecture, there are two FIFOs of the same length
and same width namely Hit FIFO I and Hit FIFO 2 to
which the same hit entries from the Hit FIFOs of the 5
Hitfinder blocks (which belong to the same
HitFinderTwoHit block) are stored one by one in turn
starting from the Hit FIFO in the first Hitfinder block.
The processing of hit entries commences when there are
more than two hit entries in the FIFOs. For instance, the
ath hit entry of Hit FIFO I and bth hit entry of Hit
FIFO 2 are taken and the hit addresses of these entries
are subtracted from each other. If the result is less than
3, we continue with the processing of the ath hit entry in
Hit FIFO 1 and (b+l)th hit entry in Hit FIFO 2 in the
next clock cycle. On the other hand, if the result is
bigger than threshold value A, we continue with the
processing of the (a+l)th hit entry in Hit FIFO I and
(a+2)th hit entry in Hit FIFO 2 in the next clock cycle.
However, if the result of this subtraction is between 3
and threshold value A inclusive, we subtract the query
word addresses in the hit entries. If the second
subtraction result is not equal to the first one, this means
that the two hits are not on the same diagonal, and
hence we continue with the processing of the ath hit
entry in Hit FIFO I and (b+l)th hit entry in Hit FIFO 2
in the next clock cycle. If the two results are the same,
however, this means that we have two close enough
non-overlapping hits on the same diagonal which need
to be recorded for the subsequent steps of the algorithm.
The two hit cases are recorded to two FIFOs namely
TwoHit FIFO I and TwoHit FIFO 2. The address of the
first hit and the distance between the two hits (Result 2
in figure 12) are stored in TwoHit FIFOI with 2 control
bits, whereas the address of the first query word is
stored in TwoHit FIFO 2. These two-hit entries to the
TwoHit FIFOs are subsequently processed by the
assigned UngappedExtender block.
D. UngappedExtender Block
The UngappedExtender block implements the ungapped
extension step of the Gapped BLAST algorithm as
explained in subsection II.C above. Each of the two
UngappedExtender blocks read Twohit FIFOs of its 4
assigned TwoHitMethod blocks in turn. When the
UngappedExtender block detects a two-hit entry in the
Twohit FIFOs of one TwoHitMethod block, the hit
address of the first hit, the address of the first query
word in the query sequence and the distance between
the two hits are all extracted from that entry to compute
the start (seed) points of the outward ungapped
extension in both directions, on both query and related
subject sequence. Note that first residue pair of the first
hit and the last residue pair of the second hit are the
seed points of the outward ungapped extension on the
query and related subject sequence,. Afterwards, the
inward ungapped extension starts from one start point to
the other start point where the residue pairs along the
extension are scored against a scoring matrix, with the
intermediate scores accumulated. When the inward
ungapped extension ends, the outward ungapped
extension is launched in both directions. Here again, the
residue pairs along the extension are scored, with the
intermediate score terms accumulated, and added up
with the total score obtained from the inward ungapped
extension. The outward ungapped extension terminates
either when the currently computed grand total score
falls a certain cut-off value below the highest grand
total score obtained so far, or when the extension
reaches end of the query or subject sequences in either
direction. In this case, the ungapped extension retracts
to its previous state which yielded the highest grand
total score. If this highest grand total score exceeds a
certain threshold value, the end points of this high
scoring ungapped extension in both directions on both
query and subject sequences are registered to two
UngappedResult FIFOs to be read and processed by the
single GappedExtender block for the purpose of gapped
alignment.
Hit Finder 0 Hit Finder 4 Hit Finder 0 Hit Finder 4
ill ill
Hit FIFO Counter 1
Ungapped Ungapped
Extender Extender
Hit FIF01 Hit FIFO 2
Hit RFO Counter 2
log2ceil(Subject Mein. Length) b log?ceil(Query Mem. Length) bits
Hit Address 1
yes






log2ceil(0tiery Mem. Length) bits g2ceil(Query Mem. Length) bits
Figure 12. Simplified inner structure of TwoHitMethod block
E. GappedExtender block
The GappedExtender block implements the gapped
alignment step using the modified Needleman-Wunsch
algorithm with the affine gap model. Here, only the
gapped alignment score is computed. The final
alignment, i.e. with trace-back, is not done on FPGA
because of its excessive memory requirement. The
GappedExtender block reads UngappedResult FIFOs of
the two UngappedExtender blocks in turn to obtain the
edge points of the high scoring ungapped alignments
produced by these two UngappedExtender blocks.
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These edge points are used to compute the central
residue pair of the ungapped alignment from which the
gapped alignment on the query and related subject
sequence is launched in both directions. Figure 13
shows one of the two linear systolic arrays in the
GappedExtender block which run independently in
parallel to perform the modified Needleman-Wunsch
algorithm on each side of the seed residue pair. This
architecture is deducted from the data dependency
graph of the Needleman-Wunsch algorithm as presented
in section II above [12].
Query sequence Y ={ y,, y2. y, yNj
Subject sequence I -. J L -► —► —►
Xu.Xnn XixT-*
PE, PEj PE, PEk
Figure 13. Linear systolic array for gapped alignment
The linear systolic array consists of pipelined basic
processing elements (PE) each of which performs the
dynamic programming equations presented in
subsections II.G above. Before the operation of the
array, the query sequence residues at one side of the
seed residue pair are shifted through the array. At the
end of this shift, each PE holds one query residue.
Following this, the subject sequence residues at the
same side of the seed residue pair are shifted
systolically through the array during which each PE
generates value of one dynamic programming matrix
cell every clock cycle. However, the direction of the
cell from which the current result has been derived is
not saved since trace-back will not be performed in
hardware. Each PE generates one column of the
dynamic programming matrix after M cycles where M
is equal to the number of subject sequence residues.
However, each PE is one cycle behind its predecessor
PE due to the fact that computations in PEi+i depend on
the computation results in PE;. Figure 14 illustrates the
execution of the recursive equations of the original
Needleman-Wunsch algorithm on the linear array
architecture where diagonal lines cross the matrix cells
of dynamic programming matrix whose values are
computed at the tth clock cycle.
The linear array architecture keeps record of the
maximum value in the dynamic programming matrix at
each PE, calculating its maximum-so-far value and
broadcasting it to the next PE. The gapped extension in
the linear array architecture terminates when the end of
the query or subject sequence is reached in either side,
or when the current result in PEj is a certain cut-off
value below its maximum-so-far. Once both of the
linear array architectures in the GappedExtender block
terminate, their maximum values are added up to obtain
the score of the gapped alignment. If this score exceeds
certain threshold value, the address of the subject
sequence in the related subject sequence memory is sent
to the host to allow for the subject sequence to be truly
aligned with the query sequence by the high level
application software running on the host.
PE 1 PE2 PE3 PE4 PES PE6 PE7 PE8 PE9 PE10
Figure 14. Illustration of the execution of the original Needleman-
Wunsch algorithm on the linear systolic array architecture
Note that number of PEs in the linear array architectures
should be equal to the number of residues in the query
sequence in order to correctly implement the modified
Needleman-Wunsch algorithm. However, considering
the amount of resources in today's FPGAs, this is
impossible since there could be hundreds or even
thousands of residues in the query sequence. To solve
this problem, the algorithm is partitioned into small
alignment steps which are mapped onto a fixed size
linear systolic array as shown in figure 15 [14] [15]. In
this architecture, the alignment process is performed in
a number of passes depending on the length of the
query sequence, where a FIFO is used to store
intermediate results and subject sequence residues from
each pass before they are fed back to the input of the
array for the next pass. In our implementation, each of
the linear arrays in the GappedExtender block has 4
processing elements. This could be extended at will,
resource permitting.
First?
Figure 15. Partitioning and mapping of the modified Needleman-
Wunsch algorithm on a fixed size systolic array
IV. Results
Our Gapped BLAST design was captured in the Handel
C language to which no specific resource inference or
placement constraints were applied. Hence, it can be
directly targeted to a variety of FPGA platforms (e.g.
Xilinx and Altera FPGAs). The resulting core was
compiled into EDIF by Agility's DK5 SP2 suite from
which FPGA bitstreams were generated using Xilinx
ISE9.2 tool.
The hardware implementation of the core was achieved
on a Celoxica RCHTX FPGA board [17] which has a
Xilinx Virtex 4 (xc4vlxl60ffl 148-11) FPGA and off-
chip memory fitted on it. In our implementation,
(Advance online publication: 20 August 2008)
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however, the off-chip memory was not used. The
operation of the core was tested on the Swiss-Prot
protein sequence database [16] with various query
protein sequences.
We have also implemented Gapped BLAST with the
two-hit method algorithm in C in order compare our
hardware implementation with a pure software
implementation. Table 1 presents timing performance
figures of both hardware and software implementations
for 9 random query protein sequences of various lengths
searched in the Swiss-Prot database. The FPGA
hardware was clocked at 15 MHz. The software
implementation was executed on an Intel Centrino Duo
2.2 GHz PC with 2 GB RAM. The same threshold and
cut-off values were used in both hardware and software
implementations at every step of the algorithm.
As it can be seen from table 1, our FPGA
implementation result in substantial speed-up compared
to software, ranging from 44x to 20x (the speed-up
figure depends on the query sequence). The reason
behind this high speed-up figure of the FPGA
implementation, despite the huge difference in clock
frequency, is due to the high level of process
parallelism on FPGA.
Table 1. Timing performance figures of hardware and software
implementations for 9 random protein sequences queried in Swiss-


















Sequence 111 116 4.45 91.56 20.58
2. Query
Sequence 214 98 5.01 131.93 26.34
3. Query
Sequence 368 136 4.32 137.42 31.81
4. Query
Sequence 459 263 5.88 211.42 35.96
5. Query
Sequence 565 137 5.73 181.48 31.67
6. Query
Sequence 635 140 5.36 194.45 36.28
7. Query
Sequence 746 117 6.83 233.25 34.15
8. Query
Sequence 864 240 7.01 311.23 44.40
9. Query
Sequence 985 53 5.33 194.12 36.42
V. Conclusion
In this paper, the detailed FPGA implementation of the
Gapped BLAST with two-hit method algorithm has
been presented. To our knowledge this is the first FPGA
implementation of this algorithm ever reported in the
literature. The hardware architecture is composed of
various blocks each of which performs a specific step of
the algorithm in parallel. Moreover, the FPGA core is
parameterized in terms of the sequence lengths, match
score, gap penalties, cut-off and threshold values. The
resulting implementation outperforms an equivalent
desktop-based software implementation by at least one
order-of magnitude. Furthermore, it was designed in the
Handel-C language which makes it FPGA-platform-
independent. As a result, the same core can be ported to
other FPGA architectures from different vendors.
The work presented in this paper is part of a bigger
project which seeks to harness the computational
performance and re-configurability features of FPGAs
in the field of Bioinformatics and computational
biology. Future work includes the extension of this
work to the Position Specific Iterated BLAST (PSI-
BLAST) algorithm, as well as other sequence analysis
techniques based on Hidden Markov Models.
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High Performance Phylogenetic Analysis With
Maximum Parsimony on Reconfigurable Hardware
Server Kasap and Khaled Benkrid, Senior Member, IEEE
Abstract—We present in this paper the detailed field-pro-
rammable gate-array (FPGA) design of the Maximum Parsi-
lony method for molecular-based phylogenetic analysis and
s implementation on the nodes of an FPGA supercomputer
died Maxwell. This is the first FPGA implementation of this
lethod for nucleotide sequence data reported in the literature,
he hardware architecture consists in a linear systolic array
imposed of 20 processing elements each of which performing
ankoff's algorithm for a different tree topology in parallel,
his array computes the scores of all theoretically possible trees
>r a given number of taxa in several iterations. The currently
ipported maximum number of taxa is 12 but this number can
t easily increased. Furthermore, the resulting implementation
atperforms an equivalent desktop-based software implementa-
on (using phylogenetic analysis using parsimony software) by
iveral orders of magnitude. The speed-up values achieved by
le hardware implementation on a single node of the Maxwell
lachine can reach up to four orders of magnitude for the 12-taxa
ise while implementations on several Maxwell nodes can yield
/en higher speed-ups. This is achieved through harnessing both
>arse-grain and fine-grain parallelism available in the algorithm
id corresponding hardware implementation platform.
Index Terms—Field-programmable gate array (FPGA), high
srformance computing, maximum parsimony, phylogenetic
lalysis, reconfigurable hardware.
I. Introduction
rj HYLOGENETIC analysis is the investigation of the evo-
L lution and relationships among organisms that is widely
>ed in the fields of system biology and comparative genomics
]. It is particularly important in drug and vaccine development,
i molecular-based phylogenetic analysis, the relationship be-
veen species is estimated by inferring the common history of
leir genes and then phylogenetic trees are constructed to illus-
ate evolutionary relationships among genes and organisms [1],
1] •
However, phylogenetic tree construction is a computa-
onally intensive operation and desktop computers alone
tnnot be relied upon to perform this task within acceptable
tecution times. This is because the number of theoretically
assible tree topologies grows exponentially with the number
( species under consideration. For instance, it takes over
3 hours to construct the phylogenetic tree for 12 species,
ence, it is mandatory to utilize faster computing platforms
ich as field-programmable gate arrays (FPGAs). These have
Manuscript received September 06, 2009; revised November 16, 2009.
The authors are with the School of Engineering, The University of Ed-
burgh, Edinburgh, EH9 3JL Scotland, U.K. (e-mail: s.kasap@ed.ac.uk;
benkrid@ led.ac.uk).
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indeed been recently proposed as an efficacious and efficient
implementation platform for phylogenetic analysis due to their
flexible computing and memory architecture which gives them
application-specific integrated circuit (ASIC)-like performance
with the added programmability feature [3]—[ 11]. Hence, we
chose FPGAs over ASICs because of their reconfigurability
feature and shorter development time which results in lower
nonrecurring engineering (NRE) costs.
There are various phylogenetic tree construction and phylo¬
genetic analysis methods using different strategies. In this paper,
we concentrate on the maximum parsimony (MP) method which
is one of the most widely used and most accurate tree con¬
struction method [2]. The design and implementation of the
FPGA core for parsimony analysis employing Sankoff's dy¬
namic programming algorithm is presented in this paper. Sys¬
tolic array architecture was selected in our design due to its sev¬
eral benefits for our design. First of all, systolic structures have
inherently massive, local, parallelism potential at both coarse
and fine-grain levels. Coarse-grain parallelism is through the
number of parallel processing elements, whereas the fine-grain
parallelism is achieved in each processing element. This is the
main reason behind the accomplished high speed-up values.
Furthermore, since only the processing element at the border of
the array can communicate with the host, communications in the
architecture are mostly local (i.e., between and within the pro¬
cessing elements). Hence, communication paths have short de¬
lays resulting in high clock frequencies and consequently, high
throughput. Moreover, systolic architectures can be easily im¬
plemented on FPGAs as demonstrated in the literature.
A real hardware implementation of the designed core was
achieved on the nodes of an FPGA supercomputer, named
Maxwell, which consists of 64 Virtex-4 FPGA chips. To our
knowledge, this is the first FPGA implementation of this
method for nucleotide sequence data ever reported in the liter¬
ature. FPGA implementations of other phylogenetic analysis
methods and different molecular data have been reported in the
past, however, as described in more detail in Section III.
The remainder of this paper will first present essential back¬
ground information on phylogenetic analysis and then discuss
related prior works in the literature. Following this, the MP
method for molecular-based phylogenetic tree construction will
be detailed. After that, the architecture of the Maxwell FPGA
supercomputer will be illustrated. Then, the design and imple¬
mentation of our FPGA core for the MP method will be elabo¬
rated. Following this, implementation results are presented and
then evaluated comparatively with equivalent software imple¬
mentations running on a desktop computer. Finally, conclusions
are laid out with plans for future work.
1063-8210/S26.00 © 2010 IEEE
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ig. 1. Rooted phylogenetic tree.
^E
'ig. 2. Unrooted phylogenetic tree.
II. Phylogenetic Analysis
Evolution and relationships among organisms can be inves-
igated in different ways. Although morphology is the classic
nethod of estimating relationships, continuously growing
nolecular information such as nucleotide or amino acid se-
[uences can also be utilized to infer evolutionary relatedness.
Molecular-based phylogenetic analysis estimates the rela-
ionship between species by inferring the common history of
heir genes through comparing homologous sites with each
ither. For this reason, sequences under investigation are mul-
iply aligned by some specific algorithms so that homologous
ites form columns in the alignment. These alignments are used
o construct phylogenetic trees which illustrate evolutionary
elationships among genes and organisms.
L Phylogenetic Trees
Diagrams depicting the relationship of species resemble the
tructure of a tree. Hence, they are called phylogenetic trees,
"here are two types of phylogenetic tree: rooted or unrooted,
looted phylogenetic trees are drawn with a root to the left. Fig. 1
hows an example rooted phylogenetic tree where the root node
s indicated. It can be seen that phylogenetic trees are strictly
lifurcated (binary).
Phylogenetic trees have some number of external (terminal)
lodes which are often called operational taxonomic units
OTUs). OTUs represent existing taxa (i.e., a group of one
ir more organisms). For instance, B, D, E, A, and C are all
erminal nodes in the phylogenetic tree shown in Fig. 1. Also,
ihylogenetic trees have some number of internal nodes which
re called hypothetical taxonomic units (HTUs). HTUs rep-
esent hypothetical ancestors of OTUs. Nodes other than root
nd terminal nodes are internal nodes in phylogenetic tree as
hown in Fig. 1. Furthermore, the lines between the nodes are
iranches. The branching pattern is called the topology of the
ree. Fig. 2 shows an example unrooted phylogenetic tree.
An unrooted phylogenetic tree does not indicate the direction
if evolution process as seen in Fig. 2 since it is not known which
iode represents the ancestor of all OTUs. However, in a rooted
ree, there is a root node which leads to the common ancestor of
11 OTUs in it.
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In Fig. 1, arrows indicate the direction of evolution from root
to terminal node E for instance. Note that an unrooted phyloge¬
netic tree can be rooted with a method named outgroup rooting
if a set of the most distantly related OTUs (i.e., outgroup) can
be formed. Otherwise, the midpoint rooting method can be uti¬
lized. Both of these methods are described in detail in [1],
B. Methods to Reconstruct Phylogenetic Trees
There are various methods to generate phylogenetic trees
from nucleotide acid sequence alignments in molecular data
based phylogenetic analysis. All of these methods use certain
evolutionary assumptions. If these assumptions apply to the
date set, the methods perform well.
These methods can be grouped in one way according to
whether they use discrete character states or pairwise distance
matrices. Character-state methods regard each position in the
aligned sequences as a character and the nucleotides and amino
acids at that position as states. All characters are compared
separately and independently from each other. One advantage
of these methods is that they can reconstruct the character state
of the internal nodes which represent ancestral taxa.
On the other hand, distance-matrix methods produce a pair-
wise distance matrix and then infer relationships of the OTUs
from that matrix. Although distance-matrix methods can not re¬
construct the character state of ancestral nodes like character-
state methods, they are much less computer-intensive, and hence
faster.
Molecular-based phylogenetic analysis methods can also be
grouped according to whether they consider all possible trees
or cluster OTUs stepwise to obtain the single best tree. Ex¬
haustive-search methods evaluate all theoretically possible tree
topologies for a given number of OTUs using a certain criteria
and choose the best one as true phylogeny. One advantage of
these methods is that it is possible to assess the confidence in
the best tree obtained by comparing it with the second best tree.
However, the number of possible trees grows exponentially as
the number of taxa increases. Hence, these methods require very
high computing power.
On the other hand, stepwise-clustering constructs a single
tree by following specific clustering algorithms. Hence, these
methods can cope with large numbers ofOTUs. However, there
is no way to estimate the confidence in correctness of a tree ob¬
tained since only one tree is produced in these methods.
Table I lists phylogenetic tree construction and phylogenetic
analysis methods classified according to the strategy they use.
Note that most of the distance-matrix methods utilize stepwise
clustering to construct the best tree whereas all character-state
methods search the tree space exhaustively to find the best tree.
In this work, a discrete character method widely used in
molecular phylogenetic analysis, namely the MP method, was
employed to find the best phylogenetic tree for a given number
of taxa where all theoretically possible tree topologies are
evaluated. There are some faster heuristic approaches to this
method, however, which attempt to heuristically find optimal
solutions to the best tree topology problem [1|. Although
these approaches have shorter run times in software, they are
approximate and hence do not guarantee to find the best tree
topology. With faster implementation platforms, however, this
Node
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Fitch-Margoliash[ 14] UPGMA [15]
Neighbour-
Joining (NJ)[16]
ompromise need not take place, and that is why we have
hosen to accelerate the MP method with exhaustive search on
PGA hardware in this work.
III. Prior Work
Although the FPGA implementation of the MP phylogenetic
ee construction for nucleotide sequence data has never been
iported in the literature, there exist some papers discussing
le hardware implementations of the other phylogenetic anal-
sis methods for different types of molecular data. For instance,
5]-[5] describe the design of FPGA-based coprocessor archi-
icture to accelerate the reconstruction of MP phylogenies for
ene-arrangement data. The design performs a parallelized ver-
on of the breakpoint median computation which is the most
me consuming component of the reconstruction. Reference [3]
iports that the breakpoint median hardware core achieves a
005 x speed-up over the related desktop software solely for the
amputation and a 417 x speed-up when the architecture is used
) accelerate the entire reconstruction procedure.
Moreover, [6]—[8] present high performance FPGA im-
lementations for tackling the tree evaluation process for
ucleotide sequences under the maximum likelihood (ML)
riterion in order to speed-up the tree reconstruction. Reference
I] proposes a hardware/software (HW/SW) system for solving
le tree reconstruction problem using the genetic algorithm
jr maximum likelihood (GAML) approach which yields
aeed-up of 30x to lOOx compared to a software solution,
urthermore, [6] extends this HW/SW codesign to a more
owerful embedded computing platform to achieve much faster
omputation speed for phylogeny inference. Also, the FPGA
)gic design is based on the idea of partial likelihood this time
) improve the tree likelihood evaluation process.
On the other hand, |9] presents the application of custom
omputing techniques to speed up the unweighted pair group
lethod with arithmetic means (UPGMA), which is the oldest
nd simplest method used to generate phylogenetic trees from
istance data, by a factor of 100 against equivalent software
inning on a desktop computer, for nucleotide sequences. The
aper reports on the conducted experiments and discusses how
ustom computing techniques can be utilized to accelerate the
erformance of phylogenetic analysis algorithms on high-per-
irmance computing engines.
Finally, recent papers [10] and [11] present an architecture
'hich computes the phylogenetic likelihood function (PLF)
through the implementation of a massive floating point arith¬
metic unit using a large number of digital signal processing
(DSP) blocks in Xilinx FPGAs [28], PLF is the most time-con¬
suming kernel of all ML-based programs for the reconstruction
of evolutionary relationships. The architecture presented in
[10] is reported to achieve speed-ups ranging from 1.6 up to
7.2 compared to a general purpose computer running a highly
optimized and parallelized software implementation of the
PLF.
IV. Maximum Parsimony
The MP method is one of the most widely used discrete char¬
acter method in molecular phylogenetic analysis [2], It operates
on a character-state matrix which is typically an aligned set of
DNA or protein sequences where the states are the nucleotides
(i.e., A, C, G, and T) for DNA sequences and symbols of 20
amino acids for protein sequences.
The MP method operates by defining an objective function
which returns a score for any input tree topology. This tree score
is used to rank all possible trees according to the chosen opti-
mality criterion to find the optimal tree topologies. The parsi¬
mony objective function and an algorithm to solve it will be dis¬
cussed in Sections IV-A and IV-B, respectively. Searching the
tree space to find the optimal trees under the parsimony criterion
will be detailed in Section IV-C. Following that, Section IV-D
will shortly present a software tool for phylogenetic inference
named phylogenetic analysis using parsimony (PAUP).
A. Parsimony Analysis
Parsimony criterion is the number of character changes re¬
quired to explain all nodes of a tree at every sequence position
for a given set of aligned sequences. The total amount of char¬
acter change required by any given tree is called the length of
that tree. In parsimony analysis, the aim is to find the tree topolo¬
gies with the smallest length. Calculating the length of a given
tree will be explained and illustrated later in this subsection.
An unrooted binary tree for T taxa contains T — 2 internal
nodes, 2T — 3 branches and T terminal nodes representing se¬
quences of taxa. The length L of an arbitrarily chosen tree r
under parsimony criterion is given by the following equation,




In (1), TV is the number of sites in the sequence alignment and
lj corresponds to the minimum amount of character change im¬
plied by a reconstruction where a character-state Xij is assigned
to each node i for each site j. Note that character-state assign¬
ment of the terminal nodes is fixed by the input sequences of T
taxa. Equation (2) shows the calculation of lj
2t-3
h = C<k)Mk)- (2)
k=i
In (2), a(k) and b(k) represent the states assigned to the nodes
at either end of branch k whereas cxy is the cost of change from
state x to state y. There are various cost schemes which can be
represented as a cost matrix that assigns a cost for the change
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Fig. 6. Four possible combinations of state assignments to the two internal
nodes and the resulting lengths.
ig. 5. Tree topology to be evaluated as an example.
>etween each pair of character states. Two cost matrices for nu-
leotide data are shown in Fig. 3. The matrix at the left hand side
if Fig. 3 assigns equal cost of 1 if the nucleotides are different
ir 0 if they are the same. On the other hand, the right hand side
natrix assigns a greater cost to transversions than to transitions,
tn important point is that cost matrices are symmetric meaning
bat cxy is equal to cyx. As a consequence, the length of a tree
s the same regardless of the position of the root. Therefore, the
earch among tree space can be conducted over unrooted trees
ather than rooted trees.
Although there are various algorithms to determine lj, it
vould be helpful to illustrate the calculation of tree length
or one site by evaluating all possible rT — 2 character-state
sconstructions where r is the number of states (r = 4 for DNA
equences or r = 20 for protein sequences). As an example,
ze will consider the alignment of 4 nucleotide sequences (i.e.,
L, L, M, and N) shown in Fig. 4 assuming that the lengths for
ae first j — 1 sites have been calculated and the length of site j
> going to be calculated next.
The tree topology that will be evaluated in our example is
hown in Fig. 5. The number of character-state reconstructions
3 be evaluated for the two internal nodes is 4^4-2^ = 16. The
;ngths implied by four of these reconstructions under equal cost
cheme are shown in Fig. 6. Note that the minimum length ob-
iined from one of these 16 possible combinations of state as-
ignments will be the tree length and the associated reconstruc-
on will determine the default states of the two internal nodes
t site j. Note that the last reconstruction in Fig. 6 corresponds
3 the optimal case of all 16 possible reconstructions with the
linimum length of 2.
The brute-force method used in this example can be applied
3 every site in the sequence alignment to obtain the minimum
sngths and summing these lengths will give the total length,
lowever, there is a need for better ways to determine the min-
iium lengths since the evaluation of rT — 2 reconstructions will
ike considerable amount of time and storage when the number
f taxa under consideration grows. For this purpose, we will em-
loy a straightforward dynamic programming algorithm namely
ankoff's algorithm [17] which is illustrated in Section IV-B.
T C C A
Fig. 7. Example tree topology with conditional subtree length vectors for each
node.
B. Sankojf's Algorithm
Dynamic programming algorithms operate by solving a set
of subproblems and then assembling those solutions to find an
optimal solution for the whole problem. In the case of Sankoff's
algorithm, the best length achievable for each subtree is deter¬
mined given each of the possible state assignments to each node
while moving from the tips toward the root of the tree. An op¬
timal length for the full tree is obtained when the root is reached.
Sankoff's algorithm operates on conditional subtree length
vectors which are depicted by rectangular boxes in the tree
shown in Fig. 7. It can be seen that for each node i, there
is an associated conditional subtree vector Si containing the
minimum possible lengths .s,*. of the subtree descending from
node i if it is assigned state /,:. Working from the tips toward
the root, the algorithm proceeds by filling in the vector at
each node based on the values assigned to the pair of vectors
above the regarding node. Note that for the terminal nodes,
vectors are initialized to 0 for the states actually observed in the
sequence alignment or to infinity otherwise. The algorithm will
be illustrated in hardware implementation section to ease the
comprehension. An important point is that for symmetric cost
matrices, an unrooted tree can be arbitrarily rooted to determine
the minimum tree length in this algorithm.
C. Searching for Optimal Trees
Since the length of a tree under parsimony criterion can be
calculated using Sankoff's algorithm, the search over tree space
can now be started to find the optimal tree. However, there is a
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ig. 8. Generation of all three possible unrooted trees for the first four taxa.
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ig. 9. Generation of all 15 possible unrooted trees for the five taxa.
TABLE II
Number of Possible Unrooted Trees for Up to 12 Taxa











eed for an algorithm to generate all possible trees to be eval-
ated under parsimony criterion. Such an algorithm recursively
dds the nth taxon in a stepwise manner to all possible trees
ontaining the first n — 1 taxa until all T taxa have been joined,
his algorithm will be illustrated for five taxa in the following
art of this subsection.
We begin with the only tree for the first three taxa and then
onnect the fourth taxon to each of the three branches on this
ee to generate all three possible unrooted trees for the first four
ixa. This process is illustrated in Fig. 8.
Furthermore, we connect the fifth taxon to each branch (five
ranches per tree) on each of these three trees to yield all 15
ossible unrooted trees for the five taxa as shown in Fig. 9.
The number of possible trees grows by a factor increasing by
vo with each additional taxon as expressed in (3), where B(t)
; the number of unrooted trees for t taxa. Table II shows the
umber of possible unrooted trees for a given number of taxa
t
B(t) = n<2i - 5). (3)
2—3
D. PAUP
PAIJP [ 18] is a phylogenetic analysis program using NEXUS
format for input data files. It includes support for the maximum
parsimony, maximum likelihood and distance methods as well
as some additional capabilities. Details of PAUP can be found
in its user manual, command reference manual, and quick start
tutorial in [19].
Several versions of PAUP are available with support for a full
graphical user interface (Macintosh), a partial graphical user in¬
terface (Microsoft Windows), and a command-line only inter¬
face (Unix/Linux andMicrosoft Windows console). The Macin¬
tosh interface allows for the execution of commands via menus
and command line whereas the Windows and Unix/Linux in¬
terfaces are almost entirely command-line driven. Some menu
functions are available in the Windows interface.
Although there is no evidence to suggest that PAUP is the
most efficient software tool available in the area of phylogenetic
analysis, it is widely used by the Bioinformatics community [1],
Hence, we are going to compare our FPGA hardware implemen¬
tation with PAUP software.
V. Our Implementation Platform: The Maxwell
Machine
Maxwell [21] is an FPGA-based supercomputer developed
by the FPGA high performance computing alliance (FHPCA)
in Scotland [20] to run computationally demanding applications
on an array of FPGAs at low energy budgets. Its physical ar¬
chitecture, logical structure and software environment are dis¬
cussed in Sections V-A-V-C, respectively.
A. Physical Architecture
Maxwell comprises two 19-in racks and five IBM blade cen¬
tres, four of which have seven IBM Intel Xeon blades and the
fifth has four (32 blades in total). The blades are booted over
the network from the head node (Dell server). Furthermore,
each blade is a diskless 2.8 GHz Xeon with 1 GB memory
which hosts 2 Xilinx Virtex4 FPGAs through a PCI-X expan¬
sion module. Thus, Maxwell comprises 64 FPGAs having 512
or 1024 MB off-chip memory and four MGT Rocket IO con¬
nectors which run at 2.5 Gb/s. Furthermore, the FPGAs are
mounted on two different PCI-X card types, namely Alpha Data
ADM-XRC-4FX [23] and NallatechHRlOl [24]. Both types of
cards connect to the Xeon on a particular blade using a PCI-X
bridge which is capable of 64 bit, 133 MHz operation meaning
a peak bandwidth of 600 MB/s.
Maxwell has three independent communications networks
for CPU-CPU, CPU-FPGA, and FPGA-FPGA communication.
The blade CPUs are networked over gigabit Ethernet through
a single 32-way Netgear switch with 40 Gb/s throughput.
Thus, CPUs have an all-to-all connectivity. The FPGA network
consists of point-to-point links between the MGT connectors
of adjacent FPGAs. Each FPGA has 4 RocketIO links enabling
the 64 FPGAs to be connected together in a 2-D 8x8 torus as
illustrated in Fig. 10. Finally, FPGAs and CPUs are connected
to PCI-X interfaces.
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Fig. 12. Calculation of the conditional subtree length vector for node 1.
00 0 00 00
AY
0 00 00 00
G / T
min(oc,4,co,oo) min(oc,o,oo,co) min(oc,4,oo,oo) min(co,i,oo,oo)
+ + + +
min(0,oo,oo,oo) min(4,oo,oo,oo) min( 1,00,00,00) min(4,oo,oo,oo)
=4+0=4 =0+4=4 =4+1=5 =1+4=5
Fig. 13. Calculation of the conditional subtree length vector for node 2.
;ig. 11. Logical structure of the Maxwell [25],
I Logical Structure
Logically, Maxwell can be regarded as a collection of 64
lodes, where a node is defined as a software process running
>n a host CPU together with some FPGA acceleration hardware
is illustrated in Fig. 11. In the typical case of 64 nodes config-
iration, each blade CPU host two software processes each of
vhich manages one of the two FPGAs in the blade.
7. Software Environment
The software environment of Maxwell comprises Linux
'ariant CentOS, standard GNU/Linux tools, Sun Grid Engine
SGE) as the batch scheduling system, MPI for inter-process
:ommunication and most importantly the FHPCA Parallel
toolkit (PTK) [22] that forms a bridge from the application
>rocess to the FPGA process (see Fig. 11). Essentially, the
TK is a set of practices and infrastructure written mostly in
3 + + that aims to address acceleration issues such as associ-
iting processes with FPGA resources, associating FPGAs with
>itstreams, managing contention for FPGA resources within a
irocess and managing code dependencies to facilitate reuse.
VI. Hardware Implementation
Sankoff's algorithm requires calculation of the conditional
ubtree length vector for every internal node in a tree. The al-
A \c G/ T
8 1 8 1
min(8,5,9,5) min(12,1,12,2) min(9,5,8,5) min(12,2,12,1)
+ + + +
min(4,8,6,9) min(8I4,9,6) min(5,8,5,9) min(8,5,9,5)
=5 + 4 = 9 =1+4 = 5 =5 + 5 = 10 =1+5 = 6
Fig. 14. Calculation of the conditional subtree length vector for node 3.
gorithm will be illustrated first in this section based on the tree
shown in Fig. 7 using the cost matrix shown on the right-hand
side of Fig. 3. We start with the calculation of the vector values
of node 1 (see Fig. 7). For each element k of this vector, the
costs associated with each of the four possible state assignments
to each of the child nodes K and L and the cost needed to reach
these states from state k (obtained from the cost matrix shown
on the right-hand side of Fig. 3) are considered. For node 1,
these calculations are simple since it is ancestral to two terminal
nodes. Hence, only one state needs to be considered for each
child node. For example, the minimum length of the subtree de¬
scending from node 1 assuming that state A is assigned to node 1
is equal to the sum of the cost of a change from A to T in the left
branch and the cost of a change from A to C in the right branch
(s1j4 = cat + cac = 4 + 4 = 8). In the same manner, ,S)c
is the sum of cct (left branch) and ccc (right branch) giving
Authorized licensed use limited to: Edinburgh University. Downloaded on April 28,2010 at 15:28:46 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.









S C2G L C,
S_A2C_L
S_G2C_L
j S T2C L
LregT
S G2A L CA;
S_G2C_L Cc









Min Min Min Min
RregA RregC RregG RregT
^5
JS A2C R CA
.S_A2G_R Cc




S C2A R CA













S_A S_C S_G S_T







j S G2T R
Min Min Min Min
MinT R
ie value of 1. Continuing like this, we obtain the entire condi-
onal subtree length vector for node 1 as shown in Fig. 12. With
te same procedure, we compute the elements of the vector for
ode 2 (see Fig. 7) as shown in Fig. 13. On the other hand, cal-
ulations for node 3 (see Fig. 7) are more complicated since we
lust consider each of the four state assignments to each of the
hild nodes 1 and 3 for each state k at its node. Fig. 14 shows the
omputation of the conditional subtree length vector for node 3.
The conditional vector S3 contains the minimum possible
tngths for the full tree given each of the four possible state as-
ignments to the root. The minimum of these tree lengths is the
ee length we seek, which is five in our case as can be seen in
ig. 14. Note that different rooting of the tree in Fig. 7 would
ield the same length.
This algorithm provides a way to calculate the minimum tree
:ngth for any character on any tree under any cost scheme. The
)tal length of a given tree can be computed by repeating the
lentioned procedure for each character in the sequence align-
lent and then adding up all of the obtained minimum lengths
3r the characters which can be multiplied beforehand by dif-
;rent weights depending on the importance of the characters in
te alignment.
Fig. 15 shows the hardware architecture which computes the
iibtree length vectors of the nucleotides (i.e., A, C, G, and T).
i this architecture, registers LregA, LregC, LregG and LregT
jpresent the elements of the vector of the left hand side upper
ode (e.g., node 1 in Fig. 14) whereas registers RregA, RregC,
'regG and RregT represent the elements of the vector of the
ght-hand side upper node (e.g., node 2 in Fig. 14).
Each of these registers are added up with three different spe-
ific cost values (i.e., Ca2C> Ca2G> Ca2t> Cc2G> Cc2t> Cq2t)
) obtain three subscores (e.g., S_A2C_L, S_A2G_L, S_A2T_L
)r LregAk) and then each register and its associated three sub-
:ores (e.g., S_C2A_L, S_G2A_L, S_T2A for LregA) are in-
utted to the combinational block Min to find the minimum of
tese values MinX_Y (X = A, C, G, or T and Y = L or
.). Furthermore, two minimum values for each nucleotide (e.g.,
Fig. 16. Tree topology illustrating the parallelism of Sankoff's algorithm.
MinA_L and MinA_R for A) are added to obtain the scores for
each nucleotide (i.e., S_A, S_C, S_G, S_T) which are the ele¬
ments of the vector of the target node (e.g., node 3 in Fig. 14).
A. Parallel Implementation ofSankoff's Algorithm
An important point is that some of these node vectors can
be computed at the same time. For example, in the 10-taxa tree
shown in Fig. 16, computations for nodes on the same line can
be done in parallel. Vectors of nodes on different lines are com¬
puted consecutively starting from the first line until the root node
is reached. FPGAs can take advantage of this parallelism of
Sankoff's algorithm to accelerate it by computing several node
vectors concurrently. For the tree topology in Fig. 16, FPGA
hardware would calculate 2, 4, and 2 node vectors in parallel
in the first, second, and third clock cycles, respectively. In the
fourth clock cycle, a vector for the root node would be calcu¬
lated to obtain the minimum length (score) of the tree. Hence,
the score of the tree is computed in four clock cycles in total
rather than the nine cycles required in the case of sequential
node calculations. Note that the tree under consideration should
be rooted in a way so that the left and right subtrees of the rooted
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Fig. 18. Partitioning and mapping of Sankoff's algorithm on a fixed size sys¬
tolic array.
:ig. 17. Linear systolic array for Sankoff's algorithm.
ree will have almost the same number of taxa to maximize the
vailable parallelism (i.e., tree balancing).
The hardware architecture which computes node vector
ralues (see Fig. 15) can be used within a linear systolic array
0 implement the complete Sankoff's algorithm in a parallel
nanner as explained in Section Vl-B. Also, Section VI-C
laborates on the inner structure of the processing element
onstituting this array.
?. Linear Systolic Array Implementation of Sankoff's
Algorithm
Fig. 17 shows a linear systolic array which implements
lankoff's algorithm. It is composed of several processing
lements PEi, each of which contains a number of sub-ele-
nents with similar architecture as shown in Fig. 15, in order to
ompute node vector values. Each PE (processing element)
alculates the score of a different tree topology in parallel in-
lependently from each other. Hence, the total number of PEs
s equal to the number of theoretically possible tree topologies
or the given number of taxa.
The architecture in Fig. 17 also comprises two FIFOs, and an
7SM. The Input FIFO is fed by high level application software
unning on the host computer with cost matrix, tree topology
ind sequence alignment data in respective order. Concurrently,
he linear array reads the Input FIFO to first get the values of
he chosen cost matrix which are then shifted through the pro-
essing elements within the array. Following this, tree topology
'ectors whose number is equal to the number of possible tree
opologies are read and shifted through the array independently
0 configure each PE to operate on one specific tree topology.
Finally, nucleotide vectors composed of nucleotides at one
ite of the sequence alignment (e.g., site j in Fig. 4) under con-
ideration are read and shifted through the array one by one so as
0 enable the processing elements to compute the scores for that
pecific alignment site for all tree topologies in parallel. When
he first PE finishes its operation for one nucleotide vector, an-
ither vector is read and shifted through the array until there is no
nore nucleotide vector left in the Input FIFO. When every PE
s done with the last nucleotide vector, the total tree scores cont-
luted by accumulating the score of each alignment site during
he whole process in each PE are shifted backwards through the
array into the Output FIFO to be read by the application soft¬
ware. The FSM coordinates all of these operations of the PEs,
Input FIFO and Output FIFO in accordance with control data
coming from the application software running on the host.
As mentioned before, the number of PEs in the linear array is
equal to the number of possible tree topologies. However, con¬
sidering the amount of resources in today's FPGAs, this is not
always feasible since there could be hundreds or even thousands
of theoretically possible tree topologies for a given number of
taxa as seen in Table II. To solve this problem, the algorithm is
partitioned into small steps which are mapped onto a fixed size
linear systolic array as shown in Fig. 18 [26], [27] .
In this architecture, the tree evaluation process is performed
in numerous iterations (or passes) for each set of tree topologies.
Obviously, the number of iterations depends on the number of
possible tree topologies. The additional FIFO in this architec¬
ture is used to store the sequence alignment data shifted in the
first pass which will be read by the array in the next passes when
the time comes for shifting all nucleotide vectors through the
array. On the other hand, the Input FIFO is read to obtain a new
set of tree topology vectors at each pass while there is no need
to read cost matrix data after the first pass.
C. Architecture ofa Processing Element
Fig. 19 shows the simplified inner structure of a processing el¬
ement which is mainly composed ofDpathL and DpathR blocks.
Data read from the Input FIFO is shifted through the array via
linked Data registers in the PEs as illustrated in Fig. 17 to be
used by DpathL and DpathR blocks which implement Sankoff's
algorithm on the left and right subtrees (see Fig. 16) of a tree
topology, respectively. In the architecture, the score of the right
branch computed by the DpathR is inputted to the DpathL for
the calculation of the four elements of the root node vector
which are then inputted to the Min block to find the minimum
of them. The minimum value is the score of the tree at a spe¬
cific site of the sequence alignment (e.g., site j in Fig. 4) under
consideration. This score is multiplied by the Weight register
which holds the weight of that site within the alignment and
then, the obtained result is added to the TotScore register which
will hold the total score of the tree topology when the computa¬
tions for the last site in the alignment is finished in the PE. The
value of the TotScore registers which are linked to each other are
shifted backwards into the Output FIFO as illustrated Fig. 17
when every PE in the array is done with the computation of the
total score of its assigned tree topology.
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ig. 19. Simplified inner structure of a processing element (annotated numbers
present number of words).
Fig. 21 shows the simplified inner structure of the DpathL
lock which contains one DpathUnitL block and three DpathU-
itR blocks. DpathUnitL and DpathUnitR blocks are respon-
ible from conditional node vector calculation (see Fig. 15).
ach DpathUnitR has 4 data inputs two of which are coming
om outside the DpathUnitL and DpathUnitR blocks, one of
'hich is coming from its Min & Add Op. block (whose inner
ructure is shown in Fig. 15) and last of which is coming
om the Min & Add Op. block of the right-hand side neighbor
ipathUnitR block. On the other hand, DpathUnitL has five
ata inputs four of which are like those of DpathUnitR and the
fth one (input R) is coming from outside the DpathL. Also,
le DpathUnitL and DpathUnitR blocks have control inputs
!x that determine which data inputs will be registered. For ex-
mple, if Cc is asserted, input C will be stored in Lreg_l in the
ext cycle. With various combinations of these control signals,
ipathL can compute conditional vectors of multiple nodes (up
) four nodes) in various topological forms at the same cycle,
urthermore, DpathUnitL block of the DpathL is employed to
ompute the root node vector of the tree under consideration
sing its input R coming from DpathR (see Fig. 19).
Note that DpathR has a similar structure to that of DpathL
ut it has one less DpathUnitR block. So, it can compute condi-
onal vectors of up to three nodes concurrently. DpathL will be
xplained more in detail next in this subsection.
DpathL block incorporates four arrays of registers (CostReg,
reeStructReg, TaxaOrderReg, and ResidueReg) which are
:d by the Data register shown in Fig. 19. CostReg stores the
alues of the cost matrix which are used within Min & Add
'p. block of each DpathUnitL and DpathUnitR blocks while
reeStructReg contains control configurations for the specific
ee topology. TreeStructReg is decoded to obtain appropriate
ontrol signals for all multiplexers in the datapath with the
Fig. 20. Most complicated subtree topologies supported by DpathL (upper one)
and DpathR (lower one).
help of TreeStructlndReg incrementing by one at every cycle.
Furthermore, ResidueReg keeps the nucleotides of the specific
site in the sequence alignment a set of which is applied to
the data inputs of the DpathUnitL and DpathUnitR blocks
(i.e., inputs A, B, E, F, J, K, N, and O) appropriately at every
cycle. The applied set of nucleotides is determined by the
TaxaOrderReg with the help of TaxaOrderlndReg which is in¬
cremented every cycle by some value depending on the current
control configuration in TreeStructReg. Note that the values
of TreeStructReg and TaxaOrderReg at a time constitute a tree
topology vector whereas contents of ResidueReg are obviously
nucleotide vectors (see Subsection VI-A).
With their architecture, DpathL and DpathR can process any
subtree topology with up to 8 and 6 taxa, respectively. So, the
most complicated subtree topologies DpathL and DpathR can
handle are the ones shown in the upper and lower halves of
Fig. 20, respectively. Finally, a processing element in the linear
array (see Fig. 17) can support a tree topology with at most 12
taxa.
VII. Implementation Results
The MP method was implemented on the Alpha Data nodes
of the Maxwell machine with the array architecture shown
in Fig. 18, where the number of the processing elements was
20. Our design was captured in Verilog hardware description
language which was then synthesized, placed, and routed by
Xilinx ISE9.2 tool. FPGA bitstreams were also generated by the
same tool while ModelSim was employed to test the core with
a number of testbenches. The clock frequency of the FPGAs
was set to 70 MHz. Note that only one FPGA bitstream is used
to configure the FPGAs regardless of the number of taxa under
consideration. Another important point is that the time it takes
to load the bitstream to FPGA is in milliseconds (ms) whereas
the computation time on FPGAs is in seconds (s). Hence, FPGA
configuration time does not affect the overall computation time
that much. A high level application process was built using
the FHPCA Parallel Toolkit (PTK) and run on the host CPUs.
Its main duty was to write the cost matrix data, tree topology
data and sequence alignment data to the input FIFO and then
read the scores of the tree topologies from the output FIFO of
the FPGAs with Direct Memory Access (DMA) transfers (see
Fig. 17). On the other hand, a small C program was written to
construct the tree topology data for various numbers of taxa.
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TABLE 111
Timing Performance Figures of the Hardware Implementation for
the MP Method on One Node of the Maxwell Machine
TABLE IV
Timing Performance Figures of the PAUP Software
for the MP Method
No. of No. of No. of Min. Score Average
Taxa Trees Iterations Time (s)
4 3 1 778 1.420
5 15 1 927 1.421
6 105 6 1124 1.423
7 945 48 1361 1.425
8 10395 520 1396 1.430
9 135135 6757 1488 1.480
10 2027025 101352 1587 2.255
11 34459425 1722972 1898 3.446
12 654729075 32736454 2230 5.893
Table III presents the performance figures of our hardware
mplementation for the MP method for up to 12 nucleotide se-
[uences on one node of the Maxwell machine (each node has a
Glinx Virtex-4 XC4VFX100 FPGA [28]). It was assumed that
he cost of changes from a purine (A or G) to pyrimidine (C or
r) is two times the cost of changes from a purine to a purine
ind pyrimidine to a pyrimidine. The length of the nucleotide se-
[uences was 898 where a two times higher weight was applied
o the changes occurring at the first position of the codons com-
lared to the second and third positions.
Each row in Table III is associated with some number of taxa
;iven in the first column where the second column presents the
lumber of unrooted tree topologies to be searched for that spe-
:ific number of taxa. Furthermore, the third column gives the
lumber of iterations required by the hardware core considering
he number of available PEs to complete the processing of all
rees (see Section VI-A) while the fourth column shows the
core of the most parsimonious tree found during the exhaus-
ive tree search. Finally, the fifth column gives the average time
n seconds taken by the hardware core to complete its operation
or each number of taxa.
For comparative purposes, Table IV below shows the timing

















Fig. 22. Timing performance plot of the FPGA and software solutions for the
MP method (scale is logarithmic).
the same way as the hardware implementation, with the same
nucleotide sequences. The software version was run on a 2.2
GHz Intel Centrino Duo machine with 2 GB of RAM running
Windows XP operating system. Note that results obtained by the
hardware implementation were identical to those of PAUP.
Fig. 22 plots the timing performance results of the FPGA and
software implementations shown in Tables III and IV with a log¬
arithmic scale. As it can be seen, for low numbers of taxa, PAUP
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8 Nodes
. 23. Scaling performance of the hardware core on multiple nodes of the Maxwell for given numbers of taxa.
TABLE V
Software (PAUP) Versus 1-Node Hardware TABLE VI
Implementation Speed-Up Values Timing Performance Figures of the Hardware Implementation of the

















7 48 24 1.423
8 520 260 1.428
9 6757 3379 1.460
10 101352 50676 1.930
11 1722972 861486 2.926
12 32736454 16368227 4.911perates faster than the FPGA hardware implementation. How-
ver, the latter becomes much faster as the number of taxa in-
reases. Note that both plots in Fig. 22 show an exponentially
tcreasing curve which is obviously much sharper for the soft-
tare solution for the MP method.
Table V below provides the speed-up values of the hardware
nplementation on 1 node over the software implementation
PAUP) for various numbers of taxa. It is obvious that hard-
tare core outperforms PAUP hugely when the number of taxa is
ver 8 with the speed-up values reaching 21606 x for the 12-taxa
ase.
Tables VI-Table VIII below show the timing figures of the
PGA implementation for the MP method on 2,4, 8 nodes of the
laxwell machine, respectively, where the tree topologies for a
iven number of taxa are shared and distributed among the spec-
ied number of nodes by the master node among the CPUs of the
odes using MPI [29]. Furthermore, the third columns in these
ibles present the maximum number of iterations required by the
ardware core on a node, while the fourth columns give the total
me taken to complete the whole process including the collec-
on of the tree scores from each node by the master node. It can
e noticed that average times taken are decreasing as the number
f utilized nodes increases although the overhead of distributing
ee topology data and collecting results may surpass the gain
"om the parallel operation of the nodes in the case of a low
umber of taxa. The effects of this communication overhead on
le efficiency and scalability of our design over multiple nodes
; graphically represented in Fig. 23 with the timing values for
ach given number of taxa as presented in Tables VI-VIII.
Finally, Table IX below provides the speed-up values of the
ardware implementation on 2, 4, and 8 nodes over the software
TABLE VII
Timing Performance Figures of the Hardware Implementation of the











7 48 12 1.415
8 520 130 1.423
9 6757 1690 1.443
10 101352 25338 1.780
11 1722972 430743 2.584
12 32736454 8184114 4.256
TABLE VIII
Timing Performance Figures of the Hardware Implementation of the
MP Method on Eight Nodes of the Maxwell Machine
No. of Total No. No. of Average
Taxa of Iterations Time (s)
Iterations per Node
7 48 6 1.418
8 520 65 1.425
9 6757 845 1.433
10 101352 12669 1.690
11 1722972 215372 2.412
12 32736454 4092057 3.928
implementation for various numbers of taxa up to 12. Note that
the poor scaling in performance when using multiple nodes (as
can be seen in Fig. 23) is due to the fixed communication latency
between the host computer and corresponding FPGA. This is
a generic problem which will always occur when the ratio of
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TABLE IX
Software (PAUP) Versus 2-Nodes/4-Nodes/8-Nodes Hardware
Implementations Speed-Up Values
No. of FPGA FPGA FPGA
Taxa Speed-up Speed-up Speed-up
with 2 with 4 with 8
Nodes Nodes Nodes
9 5.4 5.4 5.5
10 124.9 135.4 142.6
11 2000 2264.7 2426.2
12 25929.3 29916.6 32414.7
he computation time on FPGA hardware to the communication
ime between host and FPGA becomes low.
VIII. Conclusion
In this paper, the detailed FPGA implementation of the Max-
mum Parsimony method for molecular phylogenetic analysis
in the nodes of the Maxwell FPGA supercomputer has been
iresented. This is the first FPGA implementation of this method
or nucleotide sequence data reported in the literature to our
;nowledge. The hardware architecture is a linear systolic array
omposed of 20 processing elements each of which performing
lankoff's algorithm for a different tree topology in parallel.
Phis array computes the scores of all tree topologies for a given
lumber of taxa in several iterations.
The currently supported maximum number of taxa is 12 but
his number can be easily improved by cascading more DpathU-
lits in DpathL and DpathR blocks. Furthermore, the resulting
mplementation outperforms an equivalent desktop-based soft-
vare implementation (PAUP) by very high orders-ofmagnitude,
rhe speed-up values achieved by the hardware implementation
in a single node of Maxwell can reach up to 21 606 x for the
,2-taxa case while implementations on several nodes can yield
:ven higher values. The reasons behind this very high speed-up
ire essentially twofold: the first is the coarse-grain parallelism
tmong processing elements, since each PE processes a dif¬
ferent tree topology in parallel with other PEs, and second is
he fine-grain parallelism achieved in each processing element,
ts conditional vectors of several nodes on a specific level of the
ree topology under consideration are computed concurrently
see Fig. 16).
The work presented in this paper is part of a bigger project
vhich aims to harness the computational performance and re-
:onfigurability features of FPGAs in the field of bioinformatics
md computational biology. As a short-term future goal, we plan
o extend and improve the presented architecture to be able to
iupport computations for unlimited number of taxa by incorpo-
ating a reconfigurable router into the design. On the other hand,
ve plan to design a web-based interface for our design through
vhich bioinformaticians can submit their sequences online for
ligh performance phylogenetic tree construction on Maxwell
"PGA-based supercomputer as a long-term future goal.
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Parallel Processor Design and Implementation for
Molecular Dynamics Simulations on a FPGA
Parallel Computer
Server Kasap and Khaled Benkrid
Abstract—The design and implementation of a FPGA core that parallelises all the necessary operations to compute the non-
bonded interactions in a MD simulation with the purpose of accelarating the LAMMPS MD software is presented in this paper.
Our MD processor core comprised of 4 identical pipelines working independently in parallel to evaluate the non-bonded
potentials, forces and virials was implemented on the nodes of a FPGA-based supercomputer. Implementing our FPGA core on
multiple nodes of Maxwell allowed us to produce a special-purpose parallel machine for the hardware acceleration of MD
simulations. The timing performance figures of this machine for the pairwise LJ and short-range Coulombic (via PPPM)
interaction computations in the MD simulations of the solvated Rhodopsin protein systems with various numbers of atom show
performance gains over the pure software implementation by factors of up to 13 on two nodes of the Maxwell machine.
Furthermore, our MD machine is highly scalable, yielding higher computational power with the additional Maxwell nodes.
Index Terms—Molecular Dynamics Simulation, Arithmetic and Logic Structures, Logic Design, Reconfigurable Hardware,
Register-Transfer-Level Implementation, Special-Purpose and Application-Based Systems, Performance of systems.
1 Introduction
Computer simulations are carried out to understand
the properties of assemblies of molecules in terms of their
structure and the microscopic interactions between them
[1]. They act as a bridge between microscopic length and
time scales and the macroscopic world of the laboratory,
serving as a complement to conventional experiments.
Carrying out simulations on computers that are either
difficult or impossible in the labarotory enables us to
learn something new, something that can not be found
out in other ways.
There are two main families of simulation techniques;
Molecular Dynamics (MD) and Monte Carlo (MC)-based
simulations. There are also several hybrid techniques
which combine features from both. MD is a deterministic
simulation technique whereas simulation results from MC
simulations are stochastic. Furthermore, MD can provide
the dynamic properties of the simulated system as well as
the static properties, as opposed to MC.
In MD, the time evolution of a set of interacting atoms
modelled with classical mechanics is followed by inte¬
grating their Newtonian equations of motion. MD simula¬
tions of biomolecules provide a molecular picture of the
structure and behaviour of biological systems such as
enzymes, proteins, DNA strands and membranes. This
allows scientists to advance their understanding of bio¬
logically important molecules. The MD method has appli¬
cations in the fields of protein engineering [2], drug de¬
sign [3], [4] and refinements of structures based on X-ray
[5] and NMR experiments [6].
However, biological systems of interest have sizes
ranging from a few tens of thousands to millions of
atoms. Performing MD simulation of a biological process,
such as protein folding, for a reasonable physical time
Authors are with the The University ofEdinburgh, King's Buildings, May-
field Road, Edinburgh, EH9 3JL, Scotland, UK (e-mail: s.kasap@ed.ac.uk;
k. benkrid@led.ac.uk).
requires enormous amounts of computational effort and
may take years to complete on conventional computers.
Therefore, it is mandatory to utilize faster computing
platforms.
Special-purpose computers for the acceleration of MD
simulation gathered growing interest lately [17]. Field
Programmable Gate Arrays (FPGAs) in particular have
recently been proposed as a viable alternative implemen¬
tation platform for MD simulation due to their flexible
computing and memory architecture which gives them
ASIC-like performance with the added programmability
feature. Therefore, we chose FPGAs over ASICs as they
offer reprogrammability, shorter development times and
lower nonrecurring engineering (NRE) costs.
There are several MD simulation software tools. How¬
ever, software for MD simulation can spend very high
percentange of the total computation time in calculating
the non-bonded interactions among particles because the
computational complexity of the evaluation of non-
bonded potentials or forces is quadratic. Therefore, we
can accelerate MD simulation by porting the calculation
of the non-bonded interactions from software to FPGAs
since non-bonded interactions lend themselves to be eas¬
ily calculated in parallel. On the other hand, the remain¬
ing MD calculation, which is complex but only consumes
a very limited percentage of the total computation time,
can be left to software running on a host computer. Our
ultimate goal is to design and implement a MD simula¬
tion sytem that will allow scientists to simulate a bio-
molecular system within a reasonable time frame and
obtain useful information of a biological system.
The design and implementation of an FPGA core that
parallelises all the necessary operations to compute the
non-bonded interactions in the Large-scale
Atomic/Molecular Massively Parallel Simulation
(LAMMPS) software tool is explained in this paper. Our
MD processor core is comprised of 4 identical pipelines
working independently in parallel to evaluate the non-
2 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
bonded potentials, forces and virials acting on a particle
from all of the other particles in the simulated molecular
system. A real hardware implementation of the designed
core was achieved on the nodes of an FPGA-based super¬
computer, called Maxwell, which consists of 64 Virtex-4
FPGA chips. Implementing our FPGA core on multiple
nodes of Maxwell allowed us to produce a special-
purpose parallel machine for the hardware acceleration of
MD simulations. This machine is highly scalable, yielding
higher computational power with the additional Maxwell
nodes.
The remainder of this paper will first present essential
background information on MD simulation and then dis¬
cuss related prior works in the literature. Subsequently,
LAMMPS MD simulation software will be introduced.
After that, our implementation platform (the Maxwell
FPGA-based supercomputer) will be illustrated and the
general system architecture will be explained. Further¬
more, the design and implementation of our FPGA core
for computing the non-bonded interactions in a MD
simulation will be elaborated. Following this, implemen¬
tation results are presented and then evaluated compara¬
tively with equivalent pure software implementations.
Finally, conclusions are laid out with plans for future
work.
2 Molecular Dynamics Simulation
Molecular Dynamics is commonly used for the simula¬
tion of the structural, thermodynamic and transport
properties of large biological systems on a diverse range
of timescales. In MD simulations, atoms in the system are
treated as classical particles and are subject to covalent
bond, Van der Waals and Coulomb forces from other par¬
ticles. During a time-step of the MD simulation, forces
are computed and accumulated on each atom due to its
interaction with other atoms, and positions and velocities
of atoms are updated by integrating the Newtonian equa¬
tions of motion.
2.1 Molecular Interactions
In MD simulations of biological systems, the potential
for a particle i, ®, is modelled as follows:
where n is a vector from the particle j to i and q is the
charge of the particle i. The first term O® is the bonded
potential due to interactions within the topology of the
molecules and is expressed as:
= X Kb(r~ r0)2 + ^ Kg {9- 90)2
bonds angles
+ ^ [l + dpcos(np0)] (2)
dihedrals
Bonded potential is written here as sums over sim¬
ple harmonic 2-body (bond), 3-body (angle) and 4-body
(dihedral) interactions although other potential models
could also be used. On the other hand, the last 2 terms in
(1) are the non-bonded potential due to interactions be¬
tween all pairs of atoms in the system. Note that the
forces exerted on the particle i, f, are obtained by taking
the gradient of (1) with respect to the position of the par¬
ticle.
The second term in (I), which describes van der Walls
interaction, is the Lennard-Jones (LJ) potential characte¬
rized by a length parameter a ab and an energy parameter
s ab where a and b denote the two atom types of particles.
If we take the gradient of this potential, an LJ force f,LJ can
be expressed as:
The third term on the right hand side of (1) is the Cou-
lombic (C) potential, and the corresponding Coulombic
force f' is expressed as:
The computational complexity of evaluating <tvB is O(l)
since only few particles are covalently bonded to the ilh
particle. However, the computation time to evaluate non-
bonded potential or force functions is O(N) for each par¬
ticle where N is the number of particles in the simulated
system. Hence, the computational complexity to evaluate
the functions for all particles in the system is O(N'). Acce¬
lerating these evaluations is therefore the prime target for
the design of our MD core. Note that our MD processor
core will be able to deal with an arbitrary potential or
force function although only the LJ and Coulombic inte¬
ractions are mentioned in this section.
2.2 Cutoff Convention
The simplest method for reducing the computation
time is the cutoff convention. Contributions from particles
outside a certain cutoff radius rc are ignored in this me¬
thod and hence, the time complexity is reduced to O(N).
For instance, since LJ force and potential decrease rapidly
with increasing distance (refer to (3)), the sum over j can
be truncated within the determined cutoff distance so that
only a few neighbours of atom i contribute rather than all
N. This does not affect the results in most cases provided
that the particles are well separated with respect to an
appropriate value of rc.
In contrast, the Coulombic interaction is long-range
which means it decreases slowly with an increase of dis¬
tance (refer to (4)). Hence, evaluating Coulombic force as
a truncated sum over neighbours rather than as a full sum
introduces large inaccuracies [7]. On the other hand, ap¬
plying the latter method is problematic in periodic sys¬
tems (briefly mentioned in subsection 2.4 below). Conse¬
quently, other methods are often used for the evaluation
of Coulombic force and potential. One of these methods,
namely the Ewald method, is discussed in subsection 2.5
and the one used by the LAMMPS software is explained
in subsection 4.1.
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2.3 Virials
Virials represent the effect of mutual interaction of par¬
ticles on the pressure in the system. The virial Vj on the
particle i can be calculated with the following equation
where T denotes the transpose of the vector:
V; =^ fji rH (5)
Note that the time complexity of this operation for all
particles is 0(N~) since it is O(N) for each particle. Our
MD processor incorporates the computation of all com¬
ponents of each virial.
2.4 Periodic Boundary Conditions
MD simulations are generally performed under peri¬
odic boundary conditions where the original simulation
cell is deemed to be surrounded by its 26 image cells [1].
Then, minimum image convention should be adopted in
the calculations of pairwise interactions. This means that
a force exerted on the particle i from the particle j is only
to be calculated for the real particle j or nearest image of it
to the particle i.
2.5 Ewald Method
In the cases where periodic boundary conditions apply
and hence, electrically charged particles exist periodically,
Coulombic forces can be calculated precisely by the
Ewald method [8]. Force f is split into the sum of two
rapidly converging series in the Ewald method as follows:
fi=Ti + f? (6)
where f,r is the real space sum and f™ is the reciprocal
space sum. The real space sum is given in (7) where the
positive parameter a is taken to be an appropriate value




\rn 1 J M2 J
(7)
In (7), erfc is the complementary error function which
is defined as:
2 rx
erfc(x) = 1 —— exp (-t2) dt (8)
Vtt Jo
Our MD processor can evaluate f.r according to (7)
whose computation time is 0(N") for all particles since it
is O(N) for each particle. On the other hand, the computa¬
tion of fm is left to the software running on a host proces¬
sor in our implementation.
2.6 Time Integration
There are various kinds of integrators to integrate
Newtonian equations of motion, such as Verlet algorithm
[9], Beeman algorithm [10], and multiple time-step algo¬
rithms [11]. One of the simplest and most popular algo¬
rithms for the time integration of the positions and veloci¬
ties of particles is the Verlet algorithm which is expressed
as the following two equations:
v(t + ^2) = v{t ~~ ^t/l) + ^ta(t) (9)
r(t + St) = r(t) + 8tv[t + ^2) (*0)
where r (t), v (t) and a(t) are the position, velocity and
acceleration vectors of a particle at time t, respectively
and St denotes the chosen size of each time-step. Note
that the acceleration of a particle at a time-step is com¬
puted by the Newton's second law of motion:
£ (11>
3 PriorWork
Improving the performance of MD simulation software
with fast computation algorithms or parallel algorithms
such as atom decomposition, force decomposition and
spatial decomposition was the primary focus of prior re¬
search on accelerating MD simulations. There exist a
number of sophisticated MD software packages including
GROMACS [12], [13], NAMD [14], [15] and LAMMPS
[16]. In next section, the LAMMPS tool (a highly parallel
MD simulator) will be introduced. However, since these
software packages are limited by the the performance of a
general purpose processor, some research has turned to
special-purpose and application-specific hardware accele¬
ration of the MD simulation. The main target of this new
research topic is to speed-up the most computationally
intensive portion of the MD simulation computation,
namely the non-bonded interactions.
MD-GRAPE [17], [18] is one of the most prominent
hardware acceleration systems for MD simulations. It
uses a fourth order polynomial with 1024 piece to approx¬
imate the calculation of the force or potential where the
coefficients determine which force or potential is calcu¬
lated. MD-GRAPE which has a peak speed of 4.2 Gflops
only accelerates the computation of the force and poten¬
tial while leaving the rest of the MD simulation to a host
processor. MD engine [19] was also a special-purpose
computer for MD simulation which had system architec¬
ture similar to that of the MD-GRAPE system, where the
host computer communicates with the special-purpose
parallel machine that computes the non-bonded interac¬
tions.The MD engine system consists of 76 individual
processors named MODEL each of which calculates both
the Lennard-Jones and Coulombic interactions. The sys¬
tem can perform the simulation 50 times faster than an
equivalent software implementation running on a Sun
Ultra-2 200 MHz machine.
All of the aforementioned special-purpose hardware
platforms for MD simulation were implemented using
ASIC technology. However, hardware development in
this way can take up several years before the application
is fully implemented. On the other hand, recent advances
have made FPGAs a viable platform for accelerating MD
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simulations with substantial performance gains. There¬
fore, recent academic research has attempted to imple¬
ment special-purpose computers for MD simulation using
FPGAs.
Prior reserach on FPGA-based MD simulations have
concentrated on accelerating different parts of the MD
simulation. One of them mapped the position and veloci¬
ty update to FPGA [20] while most of them computed LJ
and Coulombic interactions of each time-step on FPGA
[21], [22], [23], [24], [46]. On the other hand, only few ones
moved all tasks in MD simulation onto FPGA [25], [26].
4 LAMMPS MD Simulation Software
LAMMPS is a classical molecular dynamics code writ¬
ten in C++, which stands for Large-scale Atom¬
ic/Molecular Massively Parallel Simulator [27]. It was
developed at Sandia National Laboratories under the US
department of Energy as a freely-available, open-source
code, distributed under the terms of the GNU public li¬
cense.
LAMMPS runs on single-processor machine although
it was designed to run most efficiently on parallel com¬
puters supporting the MPI message-passing library, for
instance on distributed- or shared-memory parallel ma¬
chines and Beowulf-style clusters. LAMMPS can model
atomic, polymeric, biological, metallic, granular and
coarse-grained systems with only a few particles up to
millions or billions using a variety of force fields and
boundary conditions. However, it was designed to be
easily modified or extended with new capabilities, such
as new force fields, atom types or boundary condtions.
LAMMPS partitions the simulation domain into small
3D subdomains with spatial decomposition techniques on
parallel machines. Each subdomain is assigned to a pro¬
cessor, and processors communicate and store ghost atom
information for atoms that border their subdomain. By
subdividing the physical volume among processors, most
computations become local and communication is mini¬
mized so that optimal N/P scaling of the overall calcula¬
tion can be achieved on P processors. Hence, the spatial-
decomposition method is clearly the best algorithmic
choice in comparison with atom decomposition and force
decomposition methods both of which do not scale well
to large numbers of processors. Note that systems with
uniform particle density are most efficiently simulated by
LAMMPS on parallel machines.
In the simplest sense, LAMMPS integrates Newton's
equation of motion for particles interacting via short- or
long-range forces. It utilizes neighbour lists to keep track
of the nearby particles for each particle so that the short-
range, non-bonded potentials and forces for all particles
are computed efficiently using cutoff convention (see sub¬
section 2.2) with time complexity of O(N). As atoms
move, these lists are reformed at every few time-steps,
taking into consideration both owned and ghost atoms,
with the utilization of a certain threshold radius (i.e. rc +
an offset) to determine the neighbouring particles for a
particle.
There are several ways to enable the quick calculation
of the Coulombic interactions by avoiding the all-pairs
0(N2) computation. Approximate techniques include
multipole methods [28], [29] scaling as N, Ewald summa¬
tion (see subsection 2.5) scaling as NV2 and particle-
particle particle-mesh method (PPPM) [30] scaling as N
log (N)1/2. PPPM which is a variant of particle-mesh
Ewald (PME) method [31] is the method used by
LAMMPS for the Coulombic computations due to its
higher computational efficiency relative to other methods,
particularly in parallel setting, as described in subsection
4.1.
Papers [32], [33] elaborate on the technical details of
the algorithms used in LAMMPS.
4.1 PPPM Method
A detailed comparison of Ewald, multipole and PPPM
methods shows that in addition to being less complex to
implement, PPPM is the fastest for systems of any reason¬
able size [34], The basic idea of PPPM is to replace the
point charge Coulombic term in (1) with an equivalent
expression for extended charges centered on the original
atomic positions. Hence, Coulombic potential is now ex¬
pressed as follows:
<t,c = iLY jLerfcAM) + ff• 4«0Z,|r„| ' v V2 ; JJ |r-r'|
g „ ....
where Pi(r) is the Gaussian density that represents an
extended charge and is given as follows:
{g2\3/2
Pi(r) = Qi \—J exp(—G2(r - r;)2) (13)
The first term in (12) is the usual Coulombic potential
multiplied by a complementary error function which
forces it to go to nearly zero at a user-specified cutoff dis¬
tance rc, where G is determined by the accuracy criterion.
Thus, this term is the short-range portion of the Coulom¬
bic interaction and is computed in LAMMPS at the same
time as van der Waals interactions as a sum over nearby
particles utilising neighbour lists. On the other hand, the
second term in (12) is the Coulombic potential due to the
interaction of the extended charges whereas the last term
is a constant.
5 The Maxwell Supercomputer
Maxwell [35] is an FPGA based supercomputer de¬
veloped by the FPGA High Performance Computing
Alliance (FHPCA) in Scotland [36] to run computa¬
tionally demanding applications on an array of FPGAs
at low energy budgets. Its physical architecture, logical
structure and software environment are briefly dis¬
cussed in subsections 5.1, 5.2 and 5.3, respectively.
5.1 Physical Architecture
Maxwell comprises two 19-inch racks and five IBM
blade centres, four of which have seven IBM Intel Xeon
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blades and the fifth has four (32 blades in total). The
blades are booted over the network from the head
node (Dell server). Furthermore, each blade is a dis¬
kless 2.8 GHz Xeon with 1 Gbyte memory which hosts
2 Xilinx Virtex-4 FPGAs through a PCI-X expansion
module. Thus, Maxwell comprises 64 FPGAs having
512 or 1024 MB off-chip memory and four MGT Rocket
IO connectors which can run at 2.5 Gb/s. Furthermore,
the FPGAs are mounted on 2 different types of plug-in
PCI card, namely Alpha Data ADM-XRC-4FX [37] and
Nallatech HR101 [38]. Both types of card connect to the
Xeon on a particular blade using a PCI/PCI-X bridge
which is capable of 64 bit, 133 MHz operation in PCI-X
mode, giving a peak bandwidth of 1064 MB/s.
Maxwell has three independent communications
networks for CPU-CPU, CPU-FPGA, and FPGA-FPGA
communications. The blade CPUs are networked over
gigabit Ethernet through a single 48-way Netgear
switch with 40 Gb/s throughput. Thus, CPUs have an
all-to-all connectivity. The FPGA network consists of
point-to-point links between the MGT connectors of
adjacent FPGAs. Each FPGA has 4 RocketIO links
enabling the 64 FPGAs to be connected together in a
two-dimensional 8x8 torus as illustrated in fig. 1. Fi¬
nally, FPGAs and CPUs can communicate with each
other over the PCI bus as mentioned above.
FPGAs with bitstreams, managing contention for
FPGA resources within a process and managing code





















Fig. 1. FPGA connectivity in Maxwell [35]
5.2 Logical Structure
Logically, Maxwell can be regarded as a collection of 64
nodes, where a node is defined as a software process run¬
ning on a host CPU together with some FPGA accelera¬
tion hardware as illustrated in fig. 2. In the typical case of
64 nodes configuration, each blade CPU hosts two soft¬
ware processes each of which manages one of the two
FPGAs on the blade.
5.3 Software Environment
The software environment of Maxwell comprises
Linux variant CentOS, standard GNU/Linux tools,
Sun Grid Engine (SGE) as the batch scheduling system,
MPI for inter-process communication and most impor¬
tantly the FHPCA Parallel Toolkit (PTK) [39] that
forms a bridge from the application process to the
FPGA process (see fig. 2). Essentially, the PTK is a set
of practices and infrastructure written mostly in C++
that aims to address acceleration issues such as asso¬
ciating processes with FPGA resources, associating
Fig. 2. Logical structure of the Maxwell [40]
6 System Architecture
Our special-purpose parallel machine for MD simula¬
tions is a reconfigurable hardware accelerator plugged
into a number of host CPUs. Fig. 3 illustrates the basic
process flow in our machine for each time-step. LAMMPS
MD simulation software (see section 4) running on a gen¬
eral purpose computer first initialises the simulation envi¬
ronment, calculates the less time-consuming bonded inte¬
ractions and builds a neighbour list for each particle i in
the simulated system, which includes all nearby j par¬
ticles within a certain radius of the particle i. Then, for
each neighbour list, software on host CPUs first broadcast
the coordinates and electric charge of the particle i to the
reconfigurable hardware and subsequently the coordi¬
nates and electric charge of each j particle in the neigh¬
bour list as well as the interaction parameters and the
cutoff distances for the specific pairs of i and j particles
are sent to the reconfigurable hardware one by one as
shown in fig. 3. Following this, our parallel machine
computes all non-bonded forces, virials and potentials
acting on each particle i due to the j particles in its neig-
bour list and then, send these pairwise values back to the
host CPU. Software running on the host use the force val¬
ues to calculate the acceleration of each particle in the
simulated system by (If) and then integrates Newtonian
equations of motion (see subsection 2.6) by an integration
technique to update the velocity and position values of all
particles at the current time-step. Software also adds-up
pairwise potential and virial values to compute the total
per-atom potentials and virials, respectively. The total
potential energy and pressure in the simulated system at
the current time-step are also calculated by accumulating
these potential and virial values, respectively. Note that a
new C++ class was written for the LAMMPS software
using the FHPCA Parallel Toolkit (PTK) to be able to co¬
operate with the reconfigurable hardware for MD simula¬
tions in the way explained above. Another important
point is that all transfers between host CPU and reconfi¬
gurable hardware are done with Direct Memory Access
(DMA) method.
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Fig. 3. Basic structure of our special-purpose parallel machine for
Molecular Dynamics simulations
Fig. 4 shows the system connection diagram of our spe¬
cial-purpose parallel machine for MD simulations. Two
processes of LAMMPS software run on each Intel Xeon
CPU while an instance of our MD processor core resides in
each user FPGA. Actually a software process running on a
host CPU and a hardware core in a user FPGA form a
Maxwell node as described in subsection 5.2. The number
of utilized Maxwell nodes where LAMMPS processes
communicate with each other by Message Passing Interface
(MPI) [41] can be easily configured as desired.
Each Xeon CPU on PCI-X bus connects to two user
FPGAs through bridge/control FPGAs mediating commu¬
nication between the 32-bit wide PCI-X bus operating at
133 MHz and the 32-bit wide local buses of the user FPGAs
operating at 80 MHz, as shown in fig. 4. Furthermore, user
FPGAs in our MD machine are of Xilinx Virtex-4 FX-100
type whereas smaller FPGAs bridging PCI-X and local
buses are of Xilinx Virtex-4 LX25 type. On the other hand,
four 256 MB DDR2 SDRAMs are connected to each user
FPGA. The physical width and depth of the SDRAMs are
32 bits and 64M words, respectively while the logical width
of the SDRAMs is 128 bits. Note that the MD processor core
in a user FPGA runs at 150 MHz although the logic inter¬
facing the user FPGA to the local bus it is connected to runs
at 80 MHz.
Fig. 5 shows the block diagram of our MD processor
core. As it can be seen, our MD core incorporates 4 iden¬
tical MD pipelines which are working independently in
parallel to evaluate the non-bonded potentials, forces and
virials acting on a particle from each of the particles in the
neighbour list of that particle. Each MD processor is asso¬
ciated with one of the SDRAM banks connected to the
user FPGA. Furthermore, the LAMMPS process running
on a host CPU transfers the simulation-related data men¬
tioned above to the allocated first region of each SDRAM
bank to be processed by the relevant MD processor. When
these incoming transfers complete, the software process
signals each MD processor to start its operation of reading
data from its associated SDRAM bank through the use of
an input buffer and then writing the evaluated potential,
force and virial values back to the allocated second region
of the associated SDRAM bank through the use of an out¬
put buffer, all under control of a Finite State Machine
(FSM) as shown in fig. 5. When the MD processor is done
with its operation, it signals the software process to trans¬
fer its computed values back from the relevant SDRAM
bank for further processing as explained above. More¬
over, two identical function coefficient memories shown
in the fig. 5 store the coefficients of the interpolation used
to evaluate a number of functions as will be detailed later
in the next section in conjunction with the inner architec¬
ture and operation flow of our designed MD processor.
Fig. 4. Sytem connection diagram of our special-purpose parallel machine for Molecular Dynamics simulations
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Fig. 5. Block diagram of our Molecular Dynamics processor core
SDRAM Bank 2
7 Design of Molecular Dynamics Processor
In our design, internal format of the numbers used is
the IEEE standard single precision (i.e. 32-bit wide) float¬
ing-point as shown in fig. 6 (a). All data are handled in
this format. Hence, single precision floating-point arith¬
metic units are utilized throughout our MD processor.
Several pipelined floating-point multipliers and ad¬
ders/subtractors obtained from [42] are incorporated in
our design whose operation latencies are 4 and 6 clock
cycles, respectively, as explained in [43]. These arithmetic
units do not support denormalized numbers and NaN
("not a number") to minimize the required hardware re¬
sources and realize high operation speed by simplifying
the circuitry.
SDRAM banks in our MD machine were partitioned
into two regions. The first region of a SDRAM bank was
allocated to data transfers from host CPU while the
second region was allocated to data transfers from the
designated MD processor on a user FPGA, as mentioned
in section 6. Fig. 6 (b) shows the layout of a memory por¬
tion in the first region of a SDRAM bank storing the coor¬
dinates r. = (rx, r, rz) and electric charge of a particle i
whereas fig. 6 (c) shows the layout of another memory
portion in the first region of a SDRAM bank storing the
coordinates r = (rx, ry, rz) and electric charge q; of a j par¬
ticle, as well as the interaction parameters Eij, oAj and the
cutoff distances for both Lennard-Jones r". and Coulom-
bic rc_ interactions, all pertaining to the particular pair of i
and j particles. Since the logical width of the memory
banks is 128 bits, the layouts in fig. 6 (b) and (c) occupy
the space of 1 and 2 logical words, respectively. Further¬
more, the layout of a memory portion in the second re¬
gion of a SDRAM bank storing the force f = (fx, fy, fz),
Lennard-Jones potential eL,_, Coulombic potential ec_ and
virial v. = (vx2, vy2, vz2, vxy, vxz, vyz) values computed for the
specific pair of i and j particles is displayed in fig. 6 (d)
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Fig. 6. (a) Internal format of the numbers used in our design (b)
Layout of a memory portion in the first region of a SDRAM bank
storing the coordinates and electric charge of a particle i (c) Layout
of another memory portion in the first region of a SDRAM bank stor¬
ing the coordinates and electric charge of a j particle as well as the
interaction parameters and the cutoff distances for the particular pair
of i and j particles (d) Layout of a memory portion in the second re¬
gion of a SDRAM bank storing the force, potential and virial values
computed for the specific pair of i and j particles
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Fig. 7. Functional block diagram of a Molecular Dynamics processor
Fig. 7 above shows the functional block diagram of our
MD processor. It contains a pipeline comprised of three
major functional units, namely MD Squared Distance unit,
MD Calculation unit and MD Force/Virial/Potential unit in
the order presented. MD processor whose operating fre¬
quency is 150 MHz calculates the non-bonded interac¬
tions in the simulated molecular system as stated above.
The detailed architectures and operations of the three
functional units in the MD processor will be described in
subsections 7.1, 7.2 and 7.3, respectively.
7.1 MD Distance Squared Unit
Fig. 8 shows a simplified pipeline architecture of the
first functional unit in our MD processor, MD Squared
Distance unit whose primary duty is to calculate the
squared distance between an i particle and the j particles
in the neighbour list of that i particle. When a MD
processor is triggered by the host CPU, it begins to
transfer simulation data of i and j particles into its input
buffer (see fig. 5) from the first region of its associated
SDRAM bank. Input buffers in our design make use of
double buffering so as to enhance the efficiency of the
data transfers from a memory bank and hence, increase
the operation speed of the MD processors. Note that each
of these double buffers has a width of 256 bits, so two
logical words are transferred one by one from a SDRAM
bank to make up one word of the buffer.
When an input buffer is completely full with data, the
MD Squared Distance unit starts to read one word from the
buffer every four clock cycles. If it is detected that the
read word contains the coordinates and electric charge of
an i particle, those coordinates are registered separately in
the unit (not shown in fig. 8) whereas the charge value is
shifted towards the MD Calculation unit in a register array
as shown in fig. 7. On the other hand, if the read word
contains data related to a j particle, coordinate values in
that word are registered and then pushed into the
pipeline with the validjn signal asserted for four clock
cycles, while the rest of the data in the word (see fig. 6 (c))
are seperately shifted towards the MD Calculation unit in
five register arrays.
When the coordinate values of a j particle enters the
pipeline, three floating-point subtractors are used to com¬
pute the coordinate differences between the registered i
particle and that j particle in three dimensions, dj( = (dx, dy,
dz), independently in parallel. These coordinate differenc¬
es are shifted separately towards the end of the unit in
three register arrays to be passed to the MD
Force/Virial/Potential unit. Furthermore, two floating-point
multipliers compute the two squared coordinate differ¬
ences in x and y dimensions, dx~, dy2, and the squared
coordinate difference in z dimension, dz2, in different
clock cycles through the use of the three multiplexers
whose control signal values are determined depending on
the value of the 2-bit counter valid_cnt which increments
by one with the high value of the delayed validjn signal
as shown in fig. 8. Table 1 shows how the values of the
control signals for the multiplexers vary depending on
the value of the counter valid_cnt. With these control sig¬
nal values, two floating-point multipliers also compute
the following products of the coordinate differences: dxdv,
d d and d d in addition to d , d " and d in an order die-xz / x ' y z
tated by the multiplexers. Moreover, all of these coordi¬
nate difference products are shifted towards the end of
the unit in two register arrays to be passed to the MD
Force/Virial/Potential unit for further computations.
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Fig. 8. Simplified pipeline architecture of the MD Distance Squared unit
TABLE 1
Control Signal Values for the Three Multiplexers in
the MD Distance Squared Unit
valid cnt 0 1 2 3
c mux 0 0 1 2 X
c mux 1 0 0 1 X
c mux 2 0 1 1 X
Finally, the first floating-point adder in the unit com¬
putes the sum of the squared coordinate differences in x
and y dimensions, dx2 + dy2, while the second floating¬
point adder adds the squared coordinate difference in z
dimension, dz2, to this sum to calculate the squared dis¬
tance, r2. = dx2 + dy2 + dz2, between a pair of i and j par¬
ticles. Furthermore, this value is passed to the MD Calcu¬
lation unit to evaluate several functions of distance. Note
that the pipeline latency of the MD Squared Distance unit
is 22 clock cycles.
7.2 MD Calculation Unit
Fig. 9 shows the simplified pipeline architecture of the
second and largest functional unit in our MD processor,
MD Calculation unit whose primary duty is to calculate
and separately multiply the first two terms in (14) and
(15), and both terms in (16) and (17). The multiplied
terms are then passed to the MD Force/VirialfPotential unit
for the computations of the pairwise forces, virials and
potentials due to both Lennard-Jones and Coulombic in¬
teractions between an i particle and the j particles in the
neighbour list of that i particle. Note that only the short-
range portion of the Coulombic interactions is computed
in our MD processor.
ft] = <7i<7,-52(a2n;)-*"y (15)
(16)
Oy = <h<lj-94(.a2rtj) (17)
When the squared distance between a pair of i and j
particles is passed to the MD Calculate unit by the MD
Squared Distance unit, this value is registered to be valid
for four clock cycles with the asserted validjn signal.
Then, two floating-point comparators in the unit compare
the registered squared distance with the specified cutoff
distances for the Lennard-Jones and Coulombic interac¬
tions, respectively. If the squared distance happens to be
bigger than the cutoff distance for any interaction, then
the forces, virials and potentials due to that interaction
are set to be zero for the particular pair of i and j particles.
Furthermore, utilizing the values shifted into the unit as
shown in fig. 7, the first terms in (14), (15), (16) and (17)
are computed to be available at the output of the multip¬
lexer mux_3 in four consecutive clock cycles through the
use of the floating-point multiplier mult_0 and the two
multiplexers, mux_0 and mux_l, shown in fig. 9. Control
signal values of the mentioned multiplexers and the mul¬
tiplexer mux_2 are determined depending on the value of
the 2-bit counter valid_cnt as shown in Table 2.
TABLE 2
Control Signal Values for the Four Multiplexers in
the MD Calculator Unit
fL> ~ 111 aTli a2 W2UIJ \Yij ■rij (14)
valid cnt 0 1 2 3
c mux 0 0 1 0 1
c mux 1 0 1 0 1
c mux 2 0 1 0 1
c mux 3 0 0 1 0



















Fig. 9. Simplified pipeline architecture of the MD Calculation unit
On the other hand, the floating-point multiplier mult_l
computes the arguments of the functions g,(x), g,(x), g3(x)
and g4(x), which are in the second terms of (14), (15), (16)
and (17), respectively, in four consecutive clock cycles
through the use of the multiplexer mux_2. These com¬
puted arguments are then passed to the MD Function Eva¬
luator unit to be evaluated in their corresponding function
in a pipelined manner with a latency of 31 clock cycles.
The MD Function Evaluator unit will be elaborated in sub¬
section 7.2.1. Moreover, the functions g3(x), g,(x), g3(x) and
g,(x) are expressed below:
gr{x) = 48x~7 - 24x"4 (18)
g2 (x) = er/c(Vx)x"3/2 + exp(—x)x~1 (19)
g2(x) = 4x~6 - 4x~3 (20)
g4(x) = erfc[sfx)x~1/2 (21)
Finally, the floating-point multiplier mult_2 multiplies
the delayed output of the multiplexer mux_3 and the out¬
put of the MD Function Evaluator unit, and hence gets the
first two terms in (14) and (15) and both terms in (16) and
(17) multiplied in 4 consecutive clock cycles for a pair of i
and j particles. These results are then sent to the MD
Force/VirialfPotential unit with the asserted valid_md_calc
signal for further processing. Note that the pipeline laten¬
cy of the MD Calculator unit is 40 clock cycles.
7.2.1 MD Function Evaluation Unit
Fig. 11 shows the simplified pipeline architecture of a
functional unit in our MD Calculation unit, namely MD
Function Evaluation unit which evaluates the functions
g,(x), g,(x), g3(x) and g4(x), which are expressed respec¬
tively in (18), (19), (20) and (21), consecutively in four
clock cycles using the piecewise third-order polynomial
interpolation. When the argument x enters the unit with
the asserted valid_in signal, it is decomposed into two
numbers, xadir and xilllerp, as shown in fig. 10.
The floating-point number xMr represents the argu¬
ment x in a range [2 s, 2n) using 10 bits, 4 for the exponent
and 6 for the mantissa. The latter is the copy of the most
significant bits of the mantissa of x, namely mx. The unit
calculates the value otx-xaddr ■ 2~ea+e* , where ea and ex
are the exponents of xmtdr and x, respectively, and norma¬
lizes it in a 32-bit floating-point number xmi. Actually, the
mantissa of xjnt , namely ej7 is equal to e-7-n, where n is
the number of leading zeros in the 17 least significant bits
of x. Then, a function g(x) can be approximated with xjllterp
as follows, where c3, c2, c, and c0 are the coefficients of the
piecewise polynomial interpolation:
500 — ((*-3%interp T C2)x interp T ^1^ %interp "F Cq (22)





ea 6 bits i '0'
! 1
s ei mt(23 bits)
Fig. 10. The operation required for the polynomial interpolation with a
look-up table to evaluate the functions gi(x), g2(x), g3(x) and g4(x).
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Fig 11 Simplified pipeline architecture of the MD Function Evaluator unit
A set of the quadruples of the coefficients (i.e. a look¬
up table) is stored in the two identical Function Coefficients
memories shown in fig. 5. Note that each Function Coeffi¬
cients memory serves two separate MD processors with
its dual port. These memories are comprised of four sub-
memories storing one of the four piecewise interpolation
coefficients (i.e. c3, c0) for four functions (i.e. g,(x),
g,(x), g3(x), g4(x)) in four separate regions. Each sub-
memory is a 4096 x 32 bits Block RAM with an address
width of 12 bits. The layout of a sub-memory in the Func¬











for the function gj(x)
Interpolation coefficients
for the function g,(x)
Interpolation coefficients
for the function gjCx)
Interpolation coefficients
for the function g4(x)
Fig. 12. The layout of a sub-memory in the Function Coefficients
memory storing one of the four piecewise interpolation coefficients
for the functions gi(x), g2(x), g3(x) and g4(x) in four separate regions.
Furthermore, four differently delayed values of the 10-
bit number xaddr are used as part of the addresses for ac¬
cessing the four sub-memories individually, as shown in
fig. 11. On the other hand, the two most significant bits of
the four addresses, coming respectively from the four 2-
bit counters in the unit, are used to select one out of four
tables (functions) stored in the sub-memories. With this
configuration, MD Function Evaluation unit evaluates the
functions g,(x), g,(x), g3(x) and g4(x) for a pair of i and j
particles in four consecutive clock cycles with a latency of
31 clock cycles.
7.3 MD Force/Virial/Potential Unit
Fig. 13 shows the simplified pipeline architecture of the
third and final functional unit in our MD processor, MD
Force/Virial/Potential unit whose primary duty is to com¬
pute the pairwise virials and forces acting on an i particle
due to both Lennard-Jones and Coulombic interactions
with the j particles in the neighbour list of that i particle.
In four consecutive clock cycles, the multiplied first two
terms of (14), (15), (16) and (17) are pushed one by one
into the unit by the MD Calculation unit with the validjn
signal asserted for four clock cycles. Obviously, these four
products pertain to the LJ force, Coulombic force, LJ po¬
tential and Coulombic potential for a pair of i and j par¬
ticles, respectively.
The first and second values entering the unit are regis¬
tered separately in the first two clock cycles under the
control of the 2-bit counter validjcnt, which increments by
the high value of the validjn signal, as shown in fig. 13.
These registered values are then added up by the floating¬
point adder in the unit and the result is passed to the
three floating-point multipliers. On the other hand, the
third and fourth values are buffered respectively in the
synchronous write, asynchronous read buffers fifo_elj and
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Fig. 13. Simplified pipeline architecture of the MD ForceA/irial/Potential unit
fifo_ecb in the third and fourth clock cycles under the con¬
trol of the counter valid_cnt. These bufferings last until the
end of the operation of these multipliers, as will be ex¬
plained later.
Furthermore, the three floating-point multipliers com¬
pute all three components of the total pairwise force L
(i.e. fx, fy, fz) and six components of the pairwise virial v:j
(i.e. vx2, vy2, vy2, vxy, vxz, vy2) in parallel in three consecutive
clock cycles by multiplying the output of the floating¬
point adder with the coordinate differences (i.e. dx, dv, d2)
and the coordinate difference products (i.e. dx2, dy2, d22,
dxdy, dxd2, dyd2) ,which are shifted into the pipeline from
the MD Squared Distance unit for a pair of i and j particles,
through the use of three multiplexers, as shown in fig. 13.
In the first clock cycle, the output of the adder is multip¬
lied by the coordinate differences, dx, dy and d2, to calcu¬
late the components of the total pairwise force, fx, f, f2,
whereas the adder output is multiplied by the following
coordinate difference products: dx2, dy2 and d22 to compute
the following three components of the pairwise virial: vx2,
vy2 and vy2 in the second clock cycle. Finally, in the third
clock cycle, the following coordinate difference products:
dxdy, dxd2 and dyd2 are multiplied by the output of the ad¬
der to calculate the following three components of the
pairwise virial: vxy, vxz and vy2. Note that the control signal
values of the three multiplexers in the unit are deter¬
mined depending on the value of the 2-bit counter va-
lid_cnt_2 (not shown in fig. 13) which counts up to three
with the high value of the valid__reg_d[5] signal. Table 3
shows how the values of the control signals for the mul¬
tiplexers vary depending on the value of the counter va¬
lid_cnt_2.
TABLE 3
Control Signal Values for the Three Multiplexers in
the MD ForceA/irial/Potential Unit
valid cnt 2 0 1 2
c mux 0 0 1 2
c mux 1 0 1 2
c_mux_2 0 1 2
As the multipliers finish their operations, their outputs
mult_0, mult_l and mult_2 are concatenated into a word
which is written to the output buffer of the MD processor
in three consecutive clock cycles, as shown in fig. 5. Fur¬
thermore, the pairwise LJ potential e ' in the correspond¬
ing location of the fifo_elj buffer and the pairwise Cou-
lombic potential ec in the corresponding location of the
fifo_ecb buffer are incorporated into that word in the first
and second clock cycles, respectively, extending its width
to 128 bits. When an output buffer is completely full with
data, its content is flushed into the second region of the
associated SDRAM bank. Layout of a memory portion in
the second region of a SDRAM bank is shown in fig. 6 (d).
Moreover, the 128-bit output buffers in our design make
use of double buffering so as to enhance the efficiency of
the data transfers to a memory bank and hence, increase
the operation speed of the MD processors. Note that the
pipeline latency of the MD Force/Virial/Potential unit is 12
clock cycles.
kasap, s : parallel processor design and implementation for molecular dynamics simulations on a fpga parallel computer 13
8 Implementation Results
Molecular Dynamics simulations were implemented
on the Alpha Data nodes of the Maxwell machine with
the MD processor cores shown in fig. 5, each of which
incorporating four MD processors working independ¬
ently in parallel with a total pipeline latency of 74 clock
cycles. Our MD core was written in Verilog language
while the interfaces of the user FPGA with the local bus
and the DDR2 SDRAM banks were provided by the Al¬
pha Data in the VHDL language. The design was then
synthesized, placed, and routed by the Xilinx ISE 11.5
tool. FPGA bitstreams were also generated by the same
tool while the ModelSim tool was employed to test the
MD core with a number of testbenches. Note that there is
only one FPGA bitstream used to configure all FPGAs in
the MD machine regardless of the number of atoms in the
simulated system. Furthermore, MATLAB tool was used
to compute the piecewise polynomial interpolation coeffi¬
cients for the evaluation of the several functions needed,
as explained in subsection 7.2.1.
The clock frequency of the user FPGAs for the local
bus interface was set to be 80 MHz whereas the clock fre¬
quency for the MD core was set to be 150 MHz. Due to
this clock frequency of the MD core, the clock frequency
for the DDR2 SDRAM banks was 300 MHz. For bench¬
marking purposes, an all-atom Rhodopsin protein in sol-
vated lipid bilayer was simulated with the Lennard-Jones
forces, and the Coulombic forces via PPPM (particle-
particle particle mesh), incorporating SHAKE constraints.
This model contains counter-ions and a reduced amount
of water to make a 32K atom system. The details of the
simulation are as follows:
• 32,000 atoms for one time-step
• LJ and Coulombic force cutoff of 10.0 Angstroms
• Neighbor skin of 2.0 Angstroms
• Average neighbors per atom = 372 atoms
• NVT time integration
Table 4 presents the timing performance figures of the
LAMMPS software for the pairwise L] and short-range
Coulombic interaction computations of the above men¬
tioned Rhodopsin protein system on two nodes of the
Maxwell machine (i.e. two software processes running on
one host Intel Xeon CPU). The protein system was repli¬
cated in X, Y or Z dimensions to achieve the simulation of
systems with up to 256,000 atoms, as presented in table 4.
TABLE 4
Timing Figures of the LAMMPS Software for the Pair-











32000 27723 40467 56829 5.051342
64000 55446 80934 113658 9.911402
128000 110892 161868 227316 20.407846
256000 221784 323736 454632 40.746851
For comparative purposes, table 5 below shows the
timing performance figures of the MD machine config¬
ured to operate in the same way as the pure software im¬
plementation on two nodes of the Maxwell machine (i.e.
two software processes running on one host Intel Xeon
CPU and MD core instances on two Xilinx Virtex-4
XC4VFX100 FPGAs [44]). Note that the timing figures
presented in table 5 do not include the I/O communica¬
tion costs occurring during the data transfers between a
host CPU and SDRAM banks.
TABLE 5
Timing Figures of the MD Machine for The Pairwise In¬











32000 27723 40467 56829 0.379309
64000 55446 80934 113658 0.785921
128000 110892 161868 227316 1.674183
256000 221784 323736 454632 3.130863
Fig. 14 plots the timing performance results of the pure
software implementation and the MD machine for the
pairwise interaction computations on two nodes of the
Maxwell, as shown in tables 4 and 5, respectively. As it
can be seen, at all atom sytems, the MD machine operates
faster than the pure software implementation. Note that
both plots in fig. 14 show a quadratically increasing curve
which is obviously much sharper for the pure software
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Fig. 14. Timing performance plot of the lammps software and the
MD machine for the pairwise interaction computations on two nodes
of the Maxwell
Table 6 below provides the speed-up values of the MD
machine over the pure software implementation
(LAMMPS) for the pairwise interaction computations of
the systems with various numbers of atoms on two Max¬
well nodes. Note that the MD machine outperforms the
pure software implementation by 12x-13x.
TABLE 6
LAMMPS Versus MD Machine Speed-Up Values for the
Interaction Computations on Two Maxwell Nodes
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Fig. 15. Scaling performance of the MD machine on different numbers of nodes of the Maxwell for the given numbers of atoms
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Table 7 shows the timing performance figures of the
MD machine on two Maxwell nodes, this time including
the I/O communication costs of the data transfers be¬
tween a host CPU and SDRAM banks, as opposed to table
5. As it can be seen, I/O communication times account for
over 96 percent of the total time. Due to this very high
cost of the communication, the overall timing perform¬
ance of the MD machine is poor compared to the pure
software implementation for all atom systems (refer to
table 4). Although multithreading, where each of the four
existing threads deals with its assigned MD processor in
the MD core, was utilised in the software process to take
advantage of the direct memory transfers (DMA), the to¬
tal time could not be reduced to a desired level because of
the very poor data bandwidth between the host CPU and
SDRAM banks. Nonetheless this limitation is not concep¬
tual but rather dependent on the hardware platform tar¬
geted in this implementation. This communication bottle¬
neck can be significantly resolved by integrating FPGA
boards tighter into the host systems. In this way, FPGAs
will have high-speed access to host memory through, for
instance, AMD's Hypertransport, Intel's Quick Path Inter¬
connect or SGI's NumaLink which offer bandwidths
ranging from 15 to 25.6 GB/s, thus reducing communica¬
tion overheads by at least lOOx in comparison to our cur¬
rently used communication link. This would result in per¬
formance gains of the MD machine in overall over the
pure software implementation by almost same factors
listed in table 6.
TABLE 7
Timing Figures of the MD Machine Including I/O Com¬
munication Costs on Two Maxwell Nodes
Tables 8, 9 and 10 below show the comparative timing
figures of the pure software implementation and the MD
machine for the pairwise interaction computations of the
Rhodopsin protein systems with up to over two million
atoms on 4, 8 and 16 nodes of the Maxwell machine, re¬
spectively. As it can be seen, the MD machine speed-up
values for the pairwise interaction computations range
from lOx to 14x. In addition, the efficiency and scalability
of the MD machine on different numbers of nodes of the
Maxwell is graphically represented in fig. 15 with the tim¬
ing values for the given numbers of atoms, as presented
in tables 5, 8, 9 and 10. Note that the computational
power of our MD machine increases highly with the in¬
creasing number of the Maxwell nodes utilized.
TABLE 8
Comparative Timing Figures of The LAMMPS Software












32000 2.467384 0.237942 10.37
64000 4.959632 0.398379 12.45
128000 10.006767 0.748793 13.36
256000 20.08099 1.416626 14.18
512000 39.751763 2.869737 13.85
TABLE 9
Comparative Timing Figures of The LAMMPS Software
and the MD Machine on Eight Maxwell Nodes
No. of Total I/O Comm. Percent, of
Atoms Time (s) Time (s) I/O Comm.
32000 11.202145 10.822836 % 96.61
64000 22.298593 21.512672 % 96.48
128000 44.749425 43.075242 % 96.26
256000 89.581439 86.450576 % 96.50
No. of SW MD MD
Atoms Comp. Machine Machine
Time (s) Comp. Time (s) Speed-Up
32000 1.202016 0.118279 10.16
64000 2.444738 0.220909 11.07
128000 4.856528 0.392149 12.38
256000 9.857229 0.781985 12.61
512000 19.563335 1.516907 12.90
1024000 40.567838 2.854312 14.21
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TABLE 10
Comparative Timing Figures of The LAMMPS Software
and the MD Machine on Sixteen Maxwell Nodes
No. of sw MD MD
Atoms Comp. Machine Machine
Time (s) Comp. Time (s) Speed-Up
32000 0.610724 0.05701 10.71
64000 1.211133 0.111407 10.87
128000 2.406081 0.240549 10.00
256000 4.96922 0.441922 11.24
512000 9.783473 0.774302 12.64
1024000 19.683968 1.516273 12.98
2048000 40.287101 2.891285 13.93
Table 11 shows the resource utilization of the MD core
in a user FPGA. Note that the total number of the float¬
ing-point adder/subtractors in the MD core is 36 while
the total number of the floating-point multipliers is 44. In
addition, 8 floating-point comparators are also utilised in
our design. Furthermore, the floating-point ad¬
der/subtractors and comparators were entirely imple¬
mented in the slice logic. On the other hand, the floating¬
point multipliers were partially implemented in the
DSP48 blocks on the FPGA. Flowever, since each multip¬
lier requires 4 DSP48 blocks and the total number of the
DSP48 blocks in the user FPGA is just 160, it was only
possible to map 40 of the multipliers to the DSP48 blocks
while the rest of them were entirely implemented in the
user logic.
The accuracy in the computations was sufficient
enough to carry out stable MD simulations but the
accuracy could be improved if the single extended
precision (i.e. width of 40-bit) was used for the floating¬
point numbers inside the design rather than the single
precision (i.e. width of 32-bit) [45]. However, this
precision increase would require higher amounts of slice
logic and DSP48 blocks to implement the floating-point
arithmetic units utilised in the MD core. Unfortunately,
currently used Xilinx Virtex-4 XC4VFX100 FPGA chips
cannot accommodate any higher resource demand as can
be clearly seen in table 11.
Furthermore, it is reported by [45] that the evaluation
of the functions, which involves the piecewise third-order
polynomial interpolation with a look-up table, requires a
key with a width of at least 15 bits (see subsection 7.2.1).
However, even 1 bit increase in the width of the used key
would require doubling the size of the utilized Function
Coefficients memories (see fig. 5). It is also impossible to
realize the usage of 15-bit wide key considering the
amount of Block RAMs available in the currently used
Virtex-4 FX100 FPGA chip (refer to table 11).
TABLE 11




39,880 42,176 % 94
Total Number of
4 Input LUTs
69,622 84,352 % 82
Number of
Slice Flip Flops
43,021 84,352 % 51
Number of
FIF016/RAMB16S
280 376 % 74
Number of
DSP48s
160 160 % 100
9 Concluding Remarks
The design and implementation of a FPGA core,
namely MD core, carrying out all the necessary opera¬
tions to compute the non-bonded interactions in a MD
simulation with the purpose of accelarating the LAMMPS
MD software was presented in this paper. Our MD proc¬
essor core comprised of 4 identical pipelines working in¬
dependently in parallel to evaluate the non-bonded po¬
tentials, forces and virials was implemented on the nodes
of a FPGA-based supercomputer, named Maxwell, which
consists of 64 Virtex-4 FPGA chips. This implementation
allowed us to produce a special-purpose parallel machine
for the hardware acceleration of the MD simulations. This
machine yields higher computational power with the ad¬
ditional Maxwell nodes, making it highly scalable.
The timing performance figures of the MD machine for
the pairwise L] and short-range Coulombic (via PPPM)
interaction computations in the MD simulations of the
solvated Rhodopsin protein systems with various num¬
bers of atom show performance gains over the pure soft¬
ware implementation by factors of up to 13 on two nodes
of the Maxwell machine. These MD machine speed-up
values for the pairwise interaction computations were
also maintained on different numbers of Maxwell nodes.
However, the overall timing performance of the MD ma¬
chine is worse than the pure software implementation
due to the very high I/O communication costs of the data
transfers between a host CPU and SDRAM banks. This
case stems from the very poor data bandwidth between a
host CPU and SDRAM banks which is a limitation caused
by the hardware platform targeted in this implementation
(i.e. Maxwell FPGA-based supercomputer).
Nonetheless, if FPGA boards are integrated tighter into
the host systems through, for instance, AMD's Hyper-
transport, Intel's Quick Path Interconnect or SGI's Numa-
Link, the bandwidth of the I/O communications would
be greatly enhanced up to 25.6 GB/s, thus yielding much
lower communication costs (i.e. up to lOOx reduction in
comparison with our currently used communication link).
This would result in performance gains of the MD ma¬
chine in overall over the pure software implementation.
On the other hand, the accuracy of the computations
could be improved if the number of slices and DSP48
blocks available in the user FPGA (i.e. Xilinx Virtex-4
XC4VFX100) was higher. Furthermore, wider DSP48
blocks and larger block RAMs would also help to enhance
the computation accuracy. Solving the aforementioned
concerns with a better hardware implementation platform
is the major plan for the future of this project.
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High Performance FPGA-based Core for BLAST Sequence Alignment
with the Two-Hit Method
Server Kasap, Khaled Benkrid, Senior Member. IEEE, Ying Liu
Abstract—This paper presents the design and
implementation of a high performance FPGA-based core
for BLAST sequence alignment with the two-hit method.
BLAST with two-hit is a very widely used heuristic
biological sequence alignment algorithm, and this paper is
the first reported FPGA implementation of it, to our
knowledge. The architecture of our core is parameterized
in terms of the sequence lengths, match scores, gap
penalties, and cut-off and threshold values. It is composed
of various blocks each of which performs one step of the
algorithm in parallel with the others. This results in a high
performance and efficient FPGA implementation, which
outperforms equivalent software implementations by one
order of magnitude or more. Real hardware
implementations show that our core is 52 times faster than
equivalent software implementations, on average.
Furthermore, the core was captured in an FPGA-
platform-independent language, namely the Handel-C
language, to which no specific resource inference or
placement constraints were applied. Hence, the same code
can be easily ported to different FPGA families and
architectures.
I. Introduction
In Bioinformatics and Computational biology (BCB),
biological sequence alignment is a very common task
where subject sequences from a large database are
aligned to a query sequence to find similarities between
the query sequence and the sequences in the database
[1]. Obtaining information about a newly discovered
biological sequence (i.e. Protein, DNA or RNA) from
other known sequences is a major application of this
operation. For example, if a new sequence is found to
be similar to a known cancerous sequence, then
information regarding the functionality of the new
sequence can be deduced. This is obviously useful in
early disease diagnosis and drug engineering.
Furthermore, biological sequence alignment can be
utilized in the study of evolutionary development and
history of species [1] [2],
Sequence alignment is a computationally intensive
operation, however. This is exacerbated by the
exponential growth in biological sequence databases.
Therefore, desktop computer systems cannot, usually,
perform this task within acceptable execution
timeframes. Hence, faster computing platforms are
required.
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Recently, high performance reconfigurable hardware in
the form of Field Programmable Gate Arrays (FPGAs)
has been proposed as an efficacious and efficient
implementation platform for sequence alignment
algorithms [3] [4] [5]. Indeed, their ASIC-like
performance coupled with their reprogrammability
feature make FPGAs capable of providing high speed-
ups compared to general purpose processors, with the
added convenience of reprogrammability.
There arc various biological sequence alignment
algorithms in the literature. Some of these are
exhaustive and give optimal alignments (e.g.
Needleman-Wunsch [6], Smith-Waterman [7]) and
others are heuristic and give sub-optimal alignments
(e.g. FASTA [8], BLAST [9]). In this paper, we
concentrate on Basic Local Alignment Search Tool
(BLAST) which is a heuristic local alignment
algorithm. It is much faster than ordinary exhaustive
dynamic programming algorithms, although it produces
local alignments which are not always optimal. The
design and implementation of BLAST with two-hit
method [10] (a variant of BLAST) is presented in this
paper. To our knowledge, this is the first reported
FPGA implementation of this algorithm variant. It
results in 52x speed-up over equivalent software
implementations on average. Besides, the design was
captured in a FPGA-platform-independent language,
namely Handel-C language [13], which makes it
portable across a number of FPGA architectures (e.g.
from Xilinx or Altera).
In the remainder of this paper, essential background
information on the general BLAST algorithm will be
presented first. Following that, the design and
implementation of our FPGA core for BLAST with the
two-hit method will be elaborated. After that, timing
performance of our core implementation is presented
and compared with equivalent software implementation
running on desktop computers. Finally, conclusions are
laid out with plans for future work.
II. Background
Biological sequences evolve through mutation,
selection and random genetic drift [11], Mutation, in
particular manifests itself through 3 main processes:
• Substitution of residues: Residue A in the sequence
is substituted by another residue B.
• Insertion of residues: New residues are inserted into
the sequence.
• Deletion of residues: Existing residues in the
sequence are deleted.
Insertions and deletions result in gaps which are taken
into consideration when aligning biological sequences.
The degree of alignment of biological sequences is
measured by a score which is obtained by the
summation of score terms of each aligned pair of
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residues with possible gap penalty terms. Score terms
for each aligned residue pair are obtained from
probabilistic models which are stored in score or
substitution matrices such as BLOSUM50 [1], The
latter is a 20x20 matrix for protein sequence residues.
On the other hand, gap penalties depend on the length
of the gap and are independent of gap residues. There
are two main types of gap penalties:
• Linear gap penalty: The cost of a gap of length
g is given by following linear function:
Penalty (g) = -g*d
• Affine gap penalty: A constant penalty is given
for opening a new gap while a linear and
smaller penalty is given for subsequent gap
extensions. The cost function of the affine gap
penalty is hence given by the following affine
equation:
Penalty (g) = -d-(g-l)*e
BLAST stands for Basic Local Alignment Tool. It is
developed on the ideas of FASTA. It is used for
searching both protein and DNA sequence databases for
sequence similarities, ft is a heuristic local alignment
algorithm which approximates the dynamic
programming Smith-Waterman algorithm. Since it is a
heuristic algorithm, the local alignment it produces is
not always optimal. However, it is much faster than the
Smith-Waterman algorithm. As a result, BLAST and its
variants are some of the most widely used sequence
search tools.
The central idea of the BLAST algorithm is that a
statistically significant alignment is likely to contain a
high-scoring pair of aligned words. BLAST first finds
these high scoring pairs of aligned words and then
extends them to the real alignment. These words are k-
residues long where k is different for DNA and protein
sequences. The default k values for DNA and protein
sequences are 11 and 3 respectively. There are 3 basic
steps of BLAST:
• Pre-processing the query sequence: All k-long
words in the query sequence are extracted. Then,
words that are similar to these are found. We call
the overall results the k-words.
• Scanning the subject sequences: All the subject
sequences in the database are scanned one by
one for matches with the obtained k-words.
• Extension of the matches: All matches in the
subject sequences are extended to form local
alignments between the query sequence and
related subject sequences in the database.
In subsections II.A-II.C, all basic steps of the BLAST
algorithm mentioned above will be explained in more
detail.
It is worth mentioning at this stage that the
aforementioned basic steps belong to the original
BLAST algorithm. However, several variants of the
original algorithm have been devised over the years
with the aim of increasing its sensitivity while keeping
run-times at minimum. All of these variants include the
3 basic steps of the original algorithm, with the addition
of new steps. In this paper, we discuss one of these
variants, namely BLAST with two-hit method which is
described in subsection II.D.
A. Step 1: Pre-processing the Query Sequence
An example protein sequence which has 9 residues (or
amino acids) is shown below:
LVNRKPWP
In this first step, we take the query sequence and chop it
into overlapping k-words as illustrated below for the








As it can be seen, there are 7 words extracted from the
query sequence which are 3 residues long. In general,
the number ofwords extracted equals (m-k) + 1 where
m is the number of residues in the query sequence.
After this, words similar to each of these extracted
words are found through the usage of specific scoring
matrix.
Words which score at least threshold value T with the
scoring matrix when aligned with the words extracted
from the query sequence are regarded to be similar to
these extracted words. Similar words for each extracted
word are found and then recorded with the location
address of the corresponding extracted word in the
query sequence tagged to them. This process is
illustrated below with the first extracted word shown
above (i.e. LVN) using the BLOSUM50 scoring matrix
for the case where T is 12:
Word 0: L V N
4 + 4 + 6 = 14
Query word 1: L V N
Word 0: L V N
2 + 4 + 6= 12
Query word 2: M V N
Word 0: L V N
4+4+1=9
Query word 3: L V S
Query word 1 and query word 2 score 14 and 12
respectively when aligned with the first extracted word
(LVN) from the query sequence. Since score values are
over or equal to 12, query word 1 and query word 2 are
recorded with the location address of the first extracted
word in the query sequence, which is 0. However, query
word 3 is discarded since it scores less than 12 when
aligned with the extracted word. All recorded similar
words are used in step 2 of the BLAST algorithm.
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B. Step 2: Scanning the subject sequences
In this step, all subject sequences in the database are
scanned one by one to find the possible exact matches
of the query words which were recorded in step 1. Each
match is referred to as hit or hotspot. Each hit is
recorded in a list for the third step of the BLAST
algorithm with the identity of the corresponding query
word and the location address where the hit occurred in
the subject sequence. Considering the fact that current
databases contains tens of thousands of subject
sequences and that each subject sequence comprises
hundreds/thousands of residues, it is obvious that this
sequence database scanning process is a massively time
consuming task.
D. BLAST with two-hit method
The third step of the BLAST algorithm, i.e. the
extension of the matches on the query and subject
sequences, generally accounts for a very high
percentage of the BLAST algorithm's execution time.
Hence, the two-hit method was devised to reduce the
time spent in this extension step. The central idea of the
two-hit method is to start the extension only when there
are two non-overlapping hits on the same diagonal
within distance A of each other. This is illustrated in
figure 2 where only two non-overlapping hits on the
same diagonal line which are close enough to each other
are extended.
C. Step 3: Extension of the matches
In this last step of the basic BLAST algorithm, we
utilize the list of matches (hits) obtained in step 2 to
form local alignments between the query sequence and
the subject sequences in the database. Each entry in the
list of hits contains the location address of a match in
the subject sequence and the location address of the
corresponding query word in the query sequence.
Starting from these two location addresses, each of the
hits in the list is extended on the query and
corresponding subject sequence in both directions
without allowing any gaps. In this extension, pairs of
residues along the query and subject sequence are
scored with a scoring matrix (e.g. BLOSUM50). This
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Figure 1. Step 3: Extension of matches
In figure 1, the small box shows a hit where query word
RRP is matched in the subject sequence. The query
word RRP is similar to RK.P word in the query
sequence. The big box in figure I shows the extension
which started from the edges of the small box. As the
extension proceeds in a 1 residue pair at a time in both
directions and without allowing for any gaps, pairs of
residues along the extension arc scored using a scoring
matrix (BLOSUM50 in our case). These score terms
are added up after each extension step and the extension
is terminated when this total score falls a certain cut-off
distance below the best total score obtained so far.
Then, the extension goes back to its state which yielded
the highest total score. As a result of this extension step,
the related subject sequence is locally aligned to the
query sequence (without gaps).
Broad bean
b*ghertogtobin I
0 20 40 60 80 100 '20 140
Hcse beta globm
Figure 2. Ungapped extension of two close hits on the same diagonal
lines [10]
In other words, if the distance between any two non-
overlapping hits on the subject sequence is equal to the
distance between the locations of the corresponding
query words in the query sequence, then ungapped
extension is triggered in both directions starting from
both hits. The rest of the process is the same as
explained in subsection II.C and the result is a local
ungapped alignment of the query and subject sequences.
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Figure 3. Extension with the two-hit method
In figure 3, the small boxes show two non-overlapping
hits on the query and subject sequences within a
distance of 4. Since the distance between the query
words in the query sequence is equal to the distance
between the two hits on the subject sequence, and since
this distance between the two hits is less than 5, and
bigger than 2, ungapped extension is started from the
edges of the left and right hand sides of the small boxes
respectively (see the big box in figure 3).
To maintain the sensitivity of the general algorithm, the
threshold value T used in the query pre-processing step
of the algorithm is reduced. Hence, the number of query
words recorded in this step will increase. As a result,
while scanning the subject sequences in step 2, we will
potentially find more hits than before. However, only a
small fraction of these hits will have an associated
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second hit. Therefore, ungapped extension will be
triggered less frequently compared to the case in the
original BLAST algorithm. The total execution time of
BLAST is thus reduced.
III. Hardware Implementation of BLAST with
the Two-Hit Method
Figure 4 shows our hardware architecture which
implements the BLAST algorithm with the two-hit
method. Each block in the architecture implements one
step of the algorithm as described in the above sections,
except for the pre-processing query sequence step
which is implemented by high level application
software running on a host computer. The architecture
consists of 12 HitFinderTwoHit blocks, 3
UngappedExtender blocks and 1 Collector block all of
which are running in parallel. There are also 12 32K x
5 bits subject sequence memories each of which holds a
number of subject sequences. Note that each subject
sequence memory belongs to one HitFinderTwoHit
block each ofwhich is composed of 5 HitFinder blocks
and 1 TwoHitMethod block. Each HitFinder block
implements step 2 outlined in subsection II.B and scans
its assigned subject sequence memory to find exact
matches of the query words in the subject sequences.
Each TwoHitMethod block performs the two-hit method
procedure on hits coming from the 5 HitFinder blocks
which are in the same HitFinderTwoHit block as the
TwoHitMethod block. Besides these, each
UngappedExtender block implements step 3 mentioned
in subsection II.C and extends the two hits found by its
four allocated TwoHitMethod blocks without allowing
gaps, in order to obtain local ungapped alignments.
Finally, a single Collector block collects high-scoring
local ungapped alignments obtained in 3
UngappedExtender blocks and sends their details to the
host.
The high level application software and all of the blocks
which constitute the architecture shown in figure 4 are
detailed in the following subsections.
A. High Level Application Software
Figure 5 shows the organization of our FPGA
implementation for BLAST with two-hit method. There
is application software running on the host computer
which has many duties, the most important of which is
the query sequence pre-processing as explained in
section ll.A. Besides running application software, host
computer stores sequence database (e.g. Swiss-Prot)
which is read as required by application software. In
brief, the application software finds 3 letter long query
words which score at least a threshold value T when
aligned with words extracted from the query sequence.
Then, the location address of each of these query words
in the query sequence is placed at a vacant position in
an upper word list and a lower word list pair depending
on the 2 most significant letters and 2 least significant
letters of the query word, respectively. Note that there
are 5 upper-word and lower-word list pairs.
Host
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Figure 4. Haidware aichiteclurc foi the BLAST algorithm with the two-hit method
As it can be seen in figure 5, there are various FPGA
configuration bit files for different threshold and cut-off
value parameters. The first task of the application
software is to pick the proper bit file, depending on the
user-supplied algorithm parameters, from a database of
FPGA configurations and load it on to the FPGA chip.
Afterwards, the application software runs the hardware
implementation in 4 modes. In mode 1, the application
software sends each of the 5 upper word and lower
word list pairs to each of the 5 HitFinder blocks in
every HitFinderTwoHit block. In mode 2, a number of
subject sequences read from the database on host are
sent to the 12 available subject sequence memories on
FPGA, depending on the subject sequence lengths. In
mode 3, the application software sends a query
sequence to the FPGA to be stored in memories within
the 3 UngappedExtender blocks. Finally, the execution
of the hardware implementation is launched in mode 4.
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After some time, the FPGA starts sending the high
scoring subject sequences with their alignment scores.
Then, application software prints these ungapped
alignments onto the screen. This completes the first
iteration of the operation. In the following iterations,
different set of subject sequences are sent to the FPGA
to be processed. Iterations terminate when there is no
more subject sequence in the database awaiting to be
sent to the FPGA.
Host
Celoidci RCHTX FPGA C«rd
Figure 5. Organization of our BLAST system
B. HitFinder Block
Figure 6 shows a simplified inner structure of a
Hitfinder block. The architecture of this block is a
modified version of the one shown in figure 7 of [18].
The major aim of this block is to scan each three letter
long word of the subject sequences in order to find
exact matches of the query words, as explained in
subsection II.B. It is comprised of an upper word list
memory, a lower word list memory, a shift register, a
FIFO buffer and some control logic. Note that every
Hitfinder block is assigned to a subject sequence
memory whose address register (Counter) is unique in
the HitFinderTwoHit block.
At every clock cycle, 5-bit long residues of a subject
sequence are shifted into the shift register (ShifiReg)
from the assigned subject sequence memory and the
address register of the subject sequence memory is
incremented by one. The shift register is 15 bits long
and hence it can hold 3 subject sequence residues at the
same time. At every clock cycle, the 10 most significant
bits and the 10 least significant bits of the shift register
content are used as addresses for the upper word list
memory and the lower word list memory respectively
(see figure 6). If the resulting outputs of these memories
are valid entries and are equal to each other, this means
that a three-letter long word of the subject sequence
which is currently held in the shift register matches
exactly a query word whose location address in query
sequence is given in the outputs of the word list
memories. In this case, we have a hit condition which
needs to be recorded for the following steps of the
algorithm. Hence, we register the address of the query
word in the query sequence and the location address of
the hit in the subject sequence to a FIFO buffer named
Hit FIFO with 3 control bits. These entries to Hit
FIFO are processed by the TwoHitMethod block
assigned to the Hitfinder block (see figure 4).
Street Stqu«nc« Mem Upper Word List Mem.
Htm. Lcajtkt
.mjth)*l*j2c«a|0Miy Mem. Lcagth) bits
Figure 6. Simplified inner structure of the Hitfinder block
C. TwoHitMethod Block
Figure 7 shows a simplified inner structure of the
TwoHitMethod block. Its aim is to find two non-
overlapping hits on the same diagonal within distance A
of each other as explained in subsection II.D above. In
this architecture, there are two FIFOs of the same length
and same width namely Hit FIFO I and Hit FIFO 2 to
which the same hit entries from the Hit FIFOs of the 5
Hitfinder blocks (which belong to the same
HitFinderTwoHit block) are stored one by one in turn
starting from the Hit FIFO in the first Hitfinder block.
The processing of hit entries commences when there are
more than two hit entries in the FIFOs. For instance, the
a,h hit entry of Hit FIFO I and bth hit entry of Hit
FIFO 2 are taken and the hit addresses of these entries
are subtracted from each other. If the result is less than
3, we continue with the processing of the ath hit entry in
Hit FIFO I and (b+l)th hit entry in Hit FIFO 2 in the
next clock cycle. On the other hand, if the result is
bigger than threshold value A, we continue with the
processing of the (a+l)th hit entry in Hit FIFO I and
(a+2)'h hit entry in Hit FIFO 2 in the next clock cycle.
However, if the result of this subtraction is between 3
and threshold value A inclusive, we subtract the query
word addresses in the hit entries. If the second
subtraction result is not equal to the first one, this means
that the two hits are not on the same diagonal, and
hence we continue with the processing of the a'h hit
entry in Hit FIFO I and (b+1 )th hit entry in Hit FIFO 2
in the next clock cycle. If the two results are the same,
however, this means that we have two close enough
non-overlapping hits on the same diagonal which need
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to be recorded for the subsequent steps of the algorithm.
The two hit cases are recorded to two FIFOs namely
TwoHit FIFOl and TwoHit FIFO 2. The address of the
first hit and the distance between the two hits (Result 2
in figure 7) are stored in TwoHit FIFOI with 2 control
bits, whereas the address of the first query word is
stored in TwoHit FIFO 2. These two-hit entries to the
TwoHit FIFOs are subsequently processed by the
assigned UngappedExtender block.
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Figure 7. Simplified inner structure ofTwoHitMethod block
D. UngappedExtender Block
The UngappedExtender block implements the ungapped
extension step of the BLAST algorithm as explained in
subsection ll.C above. Each of the three
UngappedExtender blocks reads TwoHit FIFOs of its
four assigned TwoHitMethod blocks in turn. When the
UngappedExtender block detects a two-hit entry in the
Twohit FIFOs of one TwoHitMethod block, the hit
address of the first hit, the address of the first query
word in the query sequence, and the distance between
the two hits are all extracted from that entry to compute
the start (seed) points of the outward ungapped
extension in both directions, on both query and related
subject sequence. Note that first residue pair of the first
hit and the last residue pair of the second hit are the
seed points of the outward ungapped extension on the
query and related subject sequence. Afterwards, the
inward ungapped extension starts from one start point to
the other start point where the residue pairs along the
extension are scored against a scoring matrix, with the
intermediate scores accumulated. When the inward
ungapped extension ends, the outward ungapped
extension is launched in both directions. Here again, the
residue pairs along the extension are scored, with the
intermediate score terms accumulated, and added up
with the total score obtained from the inward ungapped
extension. The outward ungapped extension terminates
either when the currently computed grand total score
falls a certain cut-off value below the highest grand
total score obtained so far, or when the extension
reaches the end of the query or subject sequences in
either direction. In this case, the ungapped extension
retracts to its previous state which yielded the highest
grand total score. If this highest grand total score
exceeds a certain threshold value, the end points of this
high scoring ungapped extension in both directions on
both query and subject sequences are registered to two
UngappedResult FIFOs with the score to be read by the
single Collector block which sends these points as well
as the score of the ungapped extension to the host.
IV. Results
Our BLAST design was captured in the Handel C
language to which no specific resource inference or
placement constraints were applied. Hence, it can be
directly targeted to a variety of FPGA platforms (e.g.
Xilinx or Altera FPGAs). The resulting core was
compiled into ED1F by Agility's DK5 SP2 suite from
which FPGA bitstreams were generated using Xilinx
ISE9.2 tool.
The hardware implementation of the core was achieved
on a Celoxica RCHTX FPGA board [17] which has a
Xilinx Virtex 4 (xc4vlxl60ffl 148-11) FPGA chip and
off-chip memory fitted on it. In our implementation,
however, the off-chip memory was not used. The
operation of the core was tested on the Swiss-Prot
protein sequence database [16] with various query
protein sequences.
We have also implemented BLAST with the two-hit
method algorithm in C in order to compare our
hardware implementation with a pure software
implementation. Table 1 presents timing performance
figures of both hardware and software implementations
for 8 random query protein sequences of various lengths
searched in the Swiss-Prot database. The FPGA
hardware was clocked at 20 MHz. The software
implementation was executed on an Intel Centrino Duo
2.2 GHz PC with 2 GB RAM. The same threshold and
cut-off values were used in both hardware and software
implementations at every step of the algorithm.
Table 1. Timing performance figures of hardware and software



















111 116 3.49 78.85 22.59
2. Query
Sequence
368 136 3.50 137.98 39.42
3. Query
Sequence
459 263 3.52 209.84 59.61
4. Query
Sequence
565 137 3.45 177.57 51.47
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5. Query
Sequence
635 140 3.46 179.45 51.86
6. Query
Sequence
746 117 3.57 209.25 58.61
7. Query
Sequence
864 240 3.52 286.47 81.38
8. Query
Sequence
985 53 3.48 197.87 56.86
As it can be seen from table 1, our FPGA
implementation results in substantial speed-up
compared to software, ranging from 81x to 22x (the
speed-up figure depends on the query sequence). Note
that the FPGA execution times fluctuate around 3.5
seconds hence showing experimentally that it is
predominantly dependent on the size of the database
rather than on the size of the query sequence or number
of query words.
On average, our core is 52 times faster than equivalent
software implementations. The reason behind this high
speed-up figure of the FPGA implementation, despite
the huge difference in clock frequency, is due to the
high level of process parallelism on FPGA. Besides, the
complete design, implementation and testing was
achieved in less than 5 months by a first year PhD
student. This shows that reconfigurable technology can
be an efficacious and efficient platform for high
performance biological sequence analysis.
V. Conclusion
In this paper, the detailed FPGA implementation of the
BLAST algorithm with two-hit method has been
presented. This is the first FPGA implementation of this
variant of BLAST ever reported in the literature, to our
knowledge. The hardware architecture is composed of
various blocks each ofwhich performs a specific step of
the algorithm in parallel. Moreover, the FPGA core is
parameterized in terms of the sequence lengths, match
score, gap penalties, cut-off and threshold values. The
resulting implementation outperforms equivalent
desktop-based software by 52 times on average.
Furthermore, our core was designed in the Handel-C
language, thus making it FPGA-platform-independent.
This means that our core can be ported to other FPGA
architectures from different vendors very easily.
Finally, it is worth mentioning that the whole design,
implementation and testing design took less than 5
person-months to achieve, which shows that FPGAs can
be an economic platform for high performance
biological sequence alignment.
The work presented in this paper is part of a bigger
project where the computational performance and re-
configurability features of FPGAs are harnessed in the
field of bioinformatics and computational biology.
Future work includes the extension of this core to
support the Gapped BLAST and Position Specific
Iterated BLAST (PS1-BLAST) algorithms.
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ABSTRACT
We present in this paper the first reported FPGA implementation
of the Position Specific Iterated BLAST (PSI-BLAST) algorithm.
The latter is a heuristic biological sequence alignment algorithm
that is widely used in the bioinformatics and computational
biology world in order to detect weak homologs. The architecture
of our FPGA implementation is parameterized in terms of
sequence lengths, scoring matrix, gap penalties and cut-off and
threshold values. It is composed of various blmocks each of which
performs one step of the algorithm in parallel. This results in high
performance implementations, which easily outperform equivalent
software implementations by one order of magnitude or more.
Furthermore, the core was captured in an FPGA-platform-
independent language, namely the Handel-C language, to which
no specific resource inference or placement constraints were
applied. This makes our core portable across different FPGA
families and architectures.
Categories and Subject Descriptors
B.6.0 |Logic Design]: General.B.6.1 [Logic Design]: Design





In Bioinformatics and Computational biology (BCB), biological
sequence alignment is a very common task where subject
sequences from a large database are aligned to a query sequence
to find similarities between the query sequence and the database
sequences [1]. A major application of sequence alignment is to
infer biological information about a newly discovered sequence
from a set of previously annotated sequences. For instance, if a
new sequence is found to be similar to a known cancerous
sequence, then information regarding the functionality of the new
sequence can be inferred, something which is extremely useful in
early disease diagnosis and drug engineering. Furthermore, the
study of evolutionary development and history of species is
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essentially based on biological sequence alignment [1] [2],
However, sequence alignment is a computationally intensive
operation. Hence, utilization of fast computing platforms is
mandatory. Field Programmable Gate Arrays (FPGAs) have been
recently proposed as an efficacious and efficient implementation
platform for sequence alignment algorithms, thanks to their
flexible computing and memory architecture which gives them
ASIC-like performance with the added programmability feature
[3] [4] [5],
There are various biological sequence alignment algorithms. In
this paper, we concentrate on Basic Local Alignment Search Tool
(BLAST) [6] which is a local alignment algorithm. It is much
faster than ordinary exhaustive dynamic programming algorithms
since it is heuristic. Essential background information on the
general BLAST algorithm can be found in our other paper
[7],Hardware implementation of a variant of BLAST named
Position Specific Iterated BLAST (PSI-BLAST) [8] is presented
in this paper.
The remainder of this paper will first elaborate on PSI-BLAST
algorithm. Then, the design and implementation of our FPGA
core for PSI-BLAST will be detailed. Following this,
implementation results are presented and then evaluated
comparatively with the performance of equivalent software
implementations running on a desktop computer. Finally,
conclusions are laid out with plans for future work.
2. Position Specific Iterated BLAST (PSI-
BLAST)
PSI-BLAST is a profile (or motif) based search method which is
more sensitive than Gapped BLAST [8] at detecting distant
relationships among query and database sequences. It can identify
additional related database sequences that might otherwise be
missed by Gapped BLAST. In essence, PSI-BLAST is iterative
Gapped BLAST. It consists of following main steps:
1. A database search is conducted with Gapped BLAST using a
query sequence and a scoring matrix (BLOSUM 50).
2. All of the subject sequences with local alignment score higher
than a specific threshold value are identified and then a
multiple alignment of the segments of these high scoring
subject sequences and the query sequence is performed. This
multiple sequence alignment is detailed to some extent in
subsection 2.1.
3. A profile called PSSM (Position Specific Scoring Matrix) is
abstracted from the aforementioned multiple sequence
alignment. A PSSM is a matrix with n rows and m columns
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where n is the size of the alphabet (n=20 for protein
sequences) and m is the length of the query sequence. More
information regarding PSSM and its construction from
multiple sequence alignment is presented in subsection 2.2.
4. Gapped BLAST is iterated using the obtained PSSM instead
of the query sequence itself and the substitution matrix with
the aim of identifying a higher number of related database
sequences. The way PSSM is utilized in Gapped BLAST is
explained in section 3 below.
5. After the second iteration, PSSM is updated by taking newly
discovered distant relative database sequences into account
through steps 2 and 3.This new PSSM is utilized in
subsequent Gapped BLAST iteration.
6. Iterations of Gapped BLAST continue until no more new
related database sequences are discovered.
2.1 Multiple Sequence Alignment
After each iteration ofGapped BLAST, the high scoring segments
of subject sequences and the query sequence are multiply aligned.
The query sequence is used as a template for constructing the
multiple alignments. That is to say that each subject sequence
segment is first pairwisely and globally aligned to the query
sequence and then all these obtained alignments are compiled to
form a multiple alignment M.
Columns of M that involve gap characters inserted into the query
sequence are ignored so that M has the same length as the query
sequence. The PSSM matrix is constructed from the trimmed
multiple alignment M as will be explained in the next subsection.
2.2 Construction of Position Specific Scoring
Matrix (PSSM)
A PSSM is a motif descriptor which includes a weight (score,
probability) for each residue occurring at each position along the
motif. It is a 20 by m matrix for protein sequences where m is the
length of the motif. The 20 rows of each column specify the
probability of finding each of the 20 amino acids at that position
in the motif. The Mjk element of the PSSM is the score for the j,h
amino acid at the kth position of the motif.
The PSSM can be constructed from the multiple alignment M
described in subsection 2.1 above. The first step of PSSM matrix
construction is the reduction of each column of M to form the
columns of matrix Mc (motif under consideration). To construct
each column C of Mc, the set R of sequences that contribute a
residue in column C ofM are identified.
We use the data-dependent pseudo-count method proposed in [8]
to calculate the values of PSSM elements from Mc. In it, the
PSSM score for the j,h amino acid at the kth position (Mjk) is
computed as shown in equation 1, where Pjk is the frequency of
residue j at the kth position of the Mc matrix and Pj is the
background frequency of residue j. Background frequencies of
residues are derived from large and carefully selected sets of
alignments [9],
g(^) (1)
The following equation is used to compute Pjk:
where fjk and gjk are the observed frequency and pseudo-count
frequency of residue j at position k of Mc respectively, a and P
are the relative weights given to the observed and pseudo-count
frequency residues, respectively. In equation 2, a is equal to Nc-1,
where Nc is the total number of different residue types, including
gaps, observed in the columns of Mc, whereas p is set to the
default value of 7. The value of gjk in equation 2 is set to depend
on the observed residue frequencies via a scoring matrix S.j (see




As stated above, in PSI-BLAST, it is this obtained PSSM matrix
that is used instead of the query sequence and original substitution
matrix (e.g. BLOSUM50) in subsequent database search
iterations, with the aim of identifying a higher number of related
database sequences. The process of database search and PSSM
generation is iterated until no more new related database
sequences are discovered.
3. HARDWARE IMPLEMENTATION
Figure 2 shows a hardware architecture which implements the
PSI-BLAST algorithm. Each block in the architecture implements
one step of the algorithm as described in the above sections,
except for the pre-processing query sequence step and
construction of the Position Specific Scoring Matrix (PSSM)
which are implemented by high level application software running
on the host computer. The architecture consists of 8
HitFinderTwoHit blocks, 2 UngappedExtender blocks and 1
GappedExtender block all of which are running in parallel. There
are also 8 32K. x 5 bits subject sequence memories each of which
holds a number of subject sequences. Note that each subject
sequence memory belongs to one HitFinderTwoHit block. Each
HitFinderTwoHit block is composed of 5 HitFinder blocks and 1
TwoHitMethod block. Each HitFinder block scans its assigned
subject sequence memory to find exact matches of the query
words in the subject sequences. Each TwoHitMethod block
performs the two-hit method procedure on hits coming from the 5
HitFinder blocks which are in the same HitFinderTwoHit block as
the TwoHitMethod block. Besides these, each UngappedExtender
block extends the two hits found by its 4 allocated TwoHitMethod
blocks without allowing gaps, in order to obtain local ungapped
alignments. Finally, a single GappedExtender block implements
the modified Needleman-Wunsch algorithm to produce local
gapped alignments from local ungapped alignments obtained in 2
UngappedExtender blocks.
The high level application software is explained in subsection 3.1
whereas all of the blocks which constitute the architecture shown
in figure 2 are detailed in our other paper [7],
3.1 High Level Application Software
Figure- 1 shows the organization of our PSI-BLAST FPGA
implementation. Application software running on the host has
many duties, the most important of which is the query sequence
pre-processing. In brief, the application software finds 3 letter
long query words which score at least threshold value T with a
scoring matrix when aligned with words extracted from the query
sequence. However, in case when there is a constructed PSSM,
the application software finds 3 letter long query words which
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score at least threshold value T when aligned with the PSSM.
Then, the location address of each of these query words in the
query sequence is placed at a vacant position in an upper word list
and a lower word list pair depending on the 2 most significant
letters and 2 least significant letters of the query word,
respectively. Note that there are 5 upper word and lower word list
pairs.
As it can be seen in figure 1, we produced various FPGA
configuration bit files for different threshold and cut-off value
parameters. The first task of the application software is to pick the
proper bit file, depending on the user-supplied algorithm
parameters, from a database of FPGA configurations and load it
on to the FPGA chip. Afterwards, the application software runs
the hardware configuration in 4 modes. In mode 1, the application
software sends one of the 5 upper word and lower word list pairs
to each of the 5 HitFinder blocks in every HitFinderTwoHit
block. In mode 2, a number of subject sequences are sent to the 8
available subject sequence memories on FPGA, depending on the
subject sequence lengths. In mode 3, the application software
sends a query sequence to the FPGA to be stored in the query
sequence memories within the 2 UngappedExtender blocks and
the single GappedExtender block. Finally, the execution of the
hardware configuration is launched in mode 4. After some time,
the FPGA starts sending the high scoring subject sequences to
host with their alignment scores. By repeating these steps several
times for different subject sequences, we can align all subject
sequences in a sequence database to the query sequence (or to
PSSM when we have a constructed one).
FPGA Memory




Celoxica RCHTX FPGA Card
Figure 1. Organization of our Gapped BLAST system
When all subject sequences are aligned, segments of subject
sequences which have a local alignment score higher than a
specific threshold value are multiply aligned with the query
sequence as explained in subsection 2.1 by the application
software. Then, the application software constructs the PSSM
matrix from the multiple sequence alignment as explained in
subsection 2.2 above.
After the construction of PSSM, application software iterates all
the aforementioned steps to perform a new Gapped BLAST
operation. However, in subsequent iteration, the application
software sends the PSSM constructed matrix instead of the query
sequence to the FPGA, in mode 3, to be stored in the PSSM
memories within the 2 UngappedExtender blocks and the single
GappedExtender block. These Gapped BLAST iterations continue
until no more new high scoring subject sequences are found.
4. Results
Our PSI-BLAST design was captured in the Handel C language to
which no specific resource inference or placement constraints
were applied. Hence, it can be directly targeted to a variety of
FPGA platforms. The resulting core was compiled into EDIF by
Agility's DK5 SP2 suite from which FPGA bitstreams were
generated using Xilinx ISE9.2 tool.
A real hardware implementation of the core was achieved on a
Celoxica RCHTX FPGA board [10] which has a Xilinx Virtex 4
(xc4vlxl60ffl 148-11) FPGA and off-chip memory fitted on it. In
our implementation, however, the off-chip memory was not used.
The operation of the core was tested on the Swiss-Prot protein
sequence database [11] with various query protein sequences.
We have also implemented the PSI-BLAST algorithm in C in
order compare our hardware implementation with a pure software
implementation. Table 1 presents timing performance figures of
both hardware and software implementations for one Gapped
BLAST iteration for 9 random query protein sequences of various
lengths. Note that all Gapped BLAST iterations take
approximately same amount of time. The FPGA hardware was
clocked at 15 MFlz only and the software implementation was
executed on an Intel Centrino Duo 2.2 GHz PC with 2 GB RAM.
Furthermore, the same threshold and cut-off values were used in
both hardware and software implementations at every step of the
algorithm
As it can be seen from table 1, our FPGA implementation result in
substantial speed-up compared to software, ranging from 20x to
44x (the speed-up figure depends on the query sequence). The
reason behind this high speed-up figure of the FPGA
implementation, despite the huge difference in clock frequency, is
due to the high level of process parallelism on FPGA.
5. CONCLUSION
In this paper, the detailed FPGA implementation of the PSI-
BLAST algorithm has been presented. To our knowledge this is
the first FPGA implementation of this algorithm ever reported in
the literature. The hardware architecture is composed of various
blocks each of which performs a specific step of the algorithm in
parallel. Moreover, the FPGA core is parameterized in terms of
the sequence lengths, scoring matrix, gap penalties and cut-off
and threshold values. The resulting implementation outperforms
an equivalent desktop-based software implementation by at least
one order-of magnitude. Furthermore, it was designed in the
Handel-C language which makes it FPGA-platform-independent.
As a result, the same core can be ported to other FPGA
architectures from different vendors.
The work presented in this paper is part of a bigger project which
seeks to harness the computational performance and re-
configurability features of FPGAs in the field of bioinformatics
and computational biology. Future work includes a multi-threaded
implementation of various flavours of BLAST (including the PSI-
BLAST algorithm) and other sequence analysis algorithms with a
web interface that allows users to submit queries remotely to an
FPGA-based server.
251





d d d d
illT
TwoHitMethod
i iiii iiiii iiiiiIiiiii
H H HI H nTTi H H f"1 rTrnrHirrnr"l i f" i"l H
ehh
TwoHitMethod




H H H H TT






e Mem. Subject Sequence Mem.
d d d d
fflH
TwoHitMethod
iitiinri mrm Hinr iiiiiH] rmrmrmrH
d d d d
uiH
TwoHitMet hod















Figure 2. Hardware architecture for the PSI-BLAST algorithm
. Table 1. Timing performance figures of hardware and
software implementations for one Gapped BLAST iteration
for 9 random protein sequences queried in Swiss-Prot protein
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Sequence 111 116 4.45 91.56 20.58
2. Query
Sequence 214 98 5.01 131.93 26.34
3. Query
Sequence 368 136 4.32 137.42 31.81
4. Query
Sequence 459 263 5.88 211.42 35.96
5. Query
Sequence 565 137 5.73 181.48 31.67
6. Query
Sequence 635 140 5.36 194.45 36.28
7. Query
Sequence 746 117 6.83 233.25 34.15
8. Query
Sequence 864 240 7.01 311.23 44.40
9. Query
Sequence 985 53 5.33 194.12 36.42
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Abstract
This paper presents the design and implementation of the
FPGA-based web server for biological sequence
alignment. Central to this web-server is a set of highly
parameterisable, scalable, and platform-independent
FPGA cores for biological sequence alignment. The web
server consists of an HTML-based interface, a MySQL
database which holds user queries and results, a set of
biological databases, a library of FPGA configurations, a
host application servicing user requests, and an FPGA
coprocessor for the acceleration of the sequence
alignment operation. The paper presents a real
implementation of this server on an HP ProLiant DL145
server with a Celoxica RCHTX FPGA board. Compared
to an optimized pure software implementation, our
FPGA-based web server achieved a two order of
magnitude speed-up for a pairwise protein sequence
alignment application based on the Smith-Waterman
algorithm. The FPGA-based implementation has the
added advantage of being over lOOx more energy-
efficient.
1. Introduction
Scanning genome and protein sequence databases is an
essential task in molecular biology. Biologists find out the
structural and functional similarities between a query
sequence and a subject database sequence by scanning the
existing genome or protein database sequences, with real
world applications in disease diagnosis, drug engineering,
bio-material engineering and genetic engineering ofplants
and animals. There are numbers of biological sequence
alignment algorithms with various execution
speed/accuracy tradeoffs. Among these, we cite dynamic
programming based algorithms [2, 3], heuristic-based
algorithms [4, 5], and HMM-based algorithms [6].
The most accurate algorithms for pairwise sequence
alignment are exhaustive search dynamic programming
(DP)-based algorithms such as the Needleman-Wunsch
algorithm [2], and the Smith-Waterman algorithm [3].
The latter is the most commonly used DP algorithm
which finds the most similar pair of sub-segments in a
pair of biological sequences. However, given that the
computation complexity of such algorithms is quadratic
with respect to the sequence lengths, heuristics, tailored to
general purpose processors, are often introduced to reduce
the computation complexity and speed-up bio-sequence
database searching. The most commonly used heuristic
algorithm for pairwise sequence alignment, for instance,
is the BLAST algorithm [4], In general, however, the
quicker the heuristic method is, the worse is the result
accuracy. Hence, accurate and fast alignment algorithms
need faster computer technologies to keep up with the
exponential increase in the sizes of biological databases
til-
Field Programmable Gate Arrays (FPGAs) have been
proposed as a candidate technology to solve this problem
as they promise the high performance and low power of a
dedicated hardware solution while being reprogrammable.
Few commercial players are offering real customer
solutions for high performance FPGA-based sequence
analysis, the most prominent of which are TimeLogic,
Progeniq [7, 8] and Mitrionics [9]. TimeLogic, for
instance, offers FPGA-based desktop and server solutions
for biological sequence analysis applications. Progeniq on
the other hand offer mostly small FPGA-based
acceleration cards for workstations. Mitrionics offer an
FPGA-based server for the BLAST algorithm. Speed-up
figures reported by these companies are in the range x20-
x80. Nonetheless, these solutions are specific to the
hardware and software of choice, and hence do not offer
users the flexibility to migrate to other platforms.
Moreover, to the best of our knowledge, there is not any
academic-based FPGA server solution for biological
sequence analysis.
In this paper, we propose a flexible multi-process
FPGA-based web server for efficient biological sequence
analysis. An FPGA-based web server for pairwise
sequence alignment has been realised to demonstrate the






benefits of our approach. Central to this server is a highly
parameterisable FPGA skeleton for pairwise bio-sequence
alignment using dynamic programming algorithms [10].
The remainder of this paper is organised as follows.
First, important background information on pairwise bio-
sequence alignment algorithms is briefly introduced in
section 2. After that, the design of our FPGA-based web
server is detailed in section 3. Section 4 then presents a
real hardware implementation of a generic DP-based
pairwise sequence alignment algorithm on an F1P
ProLiant DL145 server with a Celoxica RCF1TX FPGA
board, with detailed implementation results. Finally,
conclusions and plans for future work are laid out in
section 5.
2. Background
Biological sequences (e.g. DNA or protein sequences)
evolve through a process of mutation, selection, and
random genetic drift [11], Mutation, in particular,
manifests itself through three main processes, namely:
substitution of residues (i.e. a residue A in the sequence is
substituted by another residue B), insertion of new
residues, and deletion of existing residues. Insertion and
deletion are referred to as gaps. The gap character is
introduced to present the alignment between sequences.
There are four ways to indicate the alignment between
two sequence s and t as shown below:
(a, a) denotes a match (no change from s to t\
(a,—) denotes deletion of character a (in ,v),
(a, b) denotes replacement of a (in s)byb(in t\
(—,b) denotes insertion of chatacter b (in s).
For example, an alignment of two sequences s and t
(Figure 1) is an arrangement of s and t by position, where
.v and t can be padded with gap symbols to achieve the
same length:
s:A G C A C A C - C
t:A - C A C A C T A
Figure 1. Denotations of the alignment between sequences
s and t
(A, A) indicates a match, (G, —) indicates the deletion
of G, (—, T) indicates the insertion of T, and
(C,A) indicates the replacement of C by A. Gaps should
be taken into account when aligning biological sequences.
The most basic pairwise sequence analysis task is to
ask if two sequences are related or not, and by how much.
It is usually done by first aligning the sequences (or part
of sequences) and then deciding whether the alignment is
more likely to have occurred because the sequences are
related or just by chance. The key issues of the methods
are listed below [12]:
> What sorts of alignment should be considered;
> The scoring system used to rank alignments;
> The algorithm used to find optimal (or good)
scoring alignments;
> The statistical methods used to evaluate the
significance of an alignment score.
The degree of similarity between pairs of biological
sequences is measured by a score, which is a summation
of odd-log score between pairwise residues in addition to
gap penalties. The odd-log scores are based on the
statistical likelihood of any possible alignment of pairwise
residues, and is often summarised in a substitution matrix
(e.g. BLOSUM50, BLOSUM62, PAM). Figure 2 presents
a 20 by 20 substitution matrix called BLOSUM50 for
amino-acid residues, used for protein sequence
alignments.
A R N D C Q E G H I L K M F P s T W Y V
A 5-2-1 -2 -1 -1 -1 0 -2 -1 -2 -1 -1 -3 -1 1 0 -3 -2 0
R -2 7-1 -2 -4 1 0 -3 0 -4 -3 3 -2 -3 -3 -1 -1 -3 -1 -3
N -1-1 7 2 -2 0 0 0 1 -3 -4 0 -2 -4 -2 1 0 -4 -2 -3
D -2 -2 2 8-4 0 2-1 -1 -4 -4 -1 -4 -5 -1 0 -1 -5 -3 -4
C -1 -4 -2 -4 13 -3 -3 -3 -3 -2 -2 -3 -2 -2 -4 -1 -1 -5 -3 -1
Q -1 1 0 0-3 7 2-2 1 -3 -2 2 0-4-1 0 -1 -1 -1 -3
E -1 0 0 2 -3 2 6-3 0 -4 -3 1 -2 -3 -1 -1 -1 -3 -2 -3
G 0-3 0-1-3 -2 -3 8 -2 -4 -4 -2 -3 -4 -2 0 -2 -3 -3 -4
H -2 0 1-1-3 1 0 -2 10 -4 -3 0 -1 -1 -2 -1 -2 -3 2 -4
I -1 -4 -3 -4 -2 -3 -4 -4 -4 5 2 -3 2 0 -3 -3 -1 -3 -1 4
L -2 -3 -4 -4 -2 -2 -3 -4 -3 2 5 -33 1-4 -3 -I -2 -1 1
K -1 3 0 -1 -3 2 1 -2 0 -3 -3 6 -2 -4 -1 0 -1 -3 -2 -3
M -1 -2 -2 -4 -2 0 -2 -3 -12 3 -2 7 0 -3 -2 -1 -1 0 I
F -3 -3 -4 -5 -2 -4 -3 -4 -1 0 1 -4 0 8-4 -3 -2 1 4 -1
P -1 -3 -2 -1 -4 -1 -1 -2 -2 -3 -4 -1 -3 -4 10 -1 -1 -4 -3 -3
S 1-1 1 0-1 0-10 -1 -3 -3 0 -2 -3 -1 5 2 -4 -2 -2
T 0-1 0-1-1 -1 -1 -2 -2 -1 -1 -1 -1 -2 -1 2 5 -3 -2 0
W -3 -3 -4 -5 -5 -1 -3 -3 -3 -3 -2 -3 -1 1 -4 -4 -3 15 2 -3
Y -2 -1 -2 -3 -3 -1 -2 -3 2 -1 -1 -2 0 4 -3 -2 -2 2 8-1
V 0-3-3 -4 -1 -3 -3 -4 -4 4 1 -3 1 -1 -3 -2 0 -3 -1 5
Figure 2. The Blosum50 substitution matrix
The gap penalty depends on the length of gaps and is
often assumed independent of the gap residues. There are
two types of gap penalties, known as linear gaps and
affine gaps. The linear gap is a simple model with
constant gap penalty, denoted as:
Penalty(g) = -g*d,
where g is the length of gaps and d is the constant penalty
for each single gap. Affine gaps consist of opening gap
penalties and extension gap penalties. The constant
penalty value d for opening a gap is normally bigger than
the penalty value e of extending a gap. Affine gaps are
formulated as:
Penalty(g) = -d-(g-I)*e
Since it is often the case that a few gaps are as frequent as
a single gap, the affine gap model is much more realistic
than the linear gap model. The following however
presents dynamic programming algorithms in the case of
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linear gaps for the sake of clarity. The extension to the
case of affine gaps is straightforward [12].
2.1 Dynamic Programming Algorithms
The Needleman-Wunsch (NW) and Smith-Waterman
(SW) algorithms are two widely used dynamic
programming algorithms for pairwise biological sequence
alignment. Needleman-Wunsch is a global alignment
algorithm, which is suitable for small sequences, as it
aligns the sequences from the beginning to the end. In the
case of longer sequences, Needleman-Wunsch introduces
too much gap penalty noises that reduce the accuracy of
the alignment. Hence, the Smith-Waterman algorithm is
used to avoid this problem by looking for similar
segments (or subsequences) in sequence pairs (the so-
called local alignment problem). In both cases, however,
an alignment matrix is computed by a recursion equation
with different initial values (see Equation 1 below for the
Needleman-Wunsch case, and Equation 2 in the case of
the Smith-Waterman algorithm). Here, an alignment
between two sequences X = {x(} and Y= {yj} is made.
F(i -1,7" 1) + s(xi,yj ),







From the recursion equations, the alignment score is
obtained as the largest value of three alternatives:
• An alignment between x, and y;, in which case the
new score is F(i-l,j-l)+s(Xi,yj) where s(Xj,yj) is the
substitution matrix score or entry for residues xt
and yj.
• An alignment between xi and a gap in Y, in which
case the new score is F(i-l,j)-d, where d is the gap
penalty.
• An alignment between yj and a gap in X, in which
case the new score is F(i,j-l)-d, where d is the gap
penalty.
The dependency of each cell can be clearly shown in
Figure 3. Here, each cell on the diagonal of the alignment
matrix is independent of each other, which allows systolic
architectures to be introduced to increase the parallelism









Figure 3. Data dependency of dynamic programming
algorithms
As mentioned earlier, affine gap penalties provide a
more realistic model of the biological phenomenon of
residue insertions and deletions. The affine gap penalty is
defined using two constants d and e as follows:
Penalty(g)=-d-(g-l)*e, where g is the gap length.
Multiple values of each pair of residue (i,j) need to be
computed instead of just one in the affine gap case, with
recursive equations similar to the ones for linear gaps,
both for local and global alignment [12].
2.2 BLAST
The BLAST algorithm is a heuristic algorithm for
pairwise sequence alignment, developed by the National
Center for Biotechnology Information (NCBI). The basic
idea of NCBI BLAST is to find positions in the subject
sequences (the database) which are similar to certain
queiy sequences segments, allowing for insertion,
deletion and substitution. These positions are called High-
Scoring Pairs (HSPs), which are defined as pairs of
aligned segments of sequence pairs that generate an
alignment score above a certain threshold T. Starting with
these HSPs instead of computing the whole score matrix
for pairwise sequences result in substantial computational
savings, which makes BLAST searches faster than Smith-
Waterman, for instance, on general purpose processors.
In general, NCBI BLAST consists of three steps as




Figure 4 Steps employed by BLAST
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Seed generation: A seed is a fragment of fixed length
W (W = 3 for protein sequences and W = 11 for DNA
sequences) from the query sequence. For a query
sequence of length M, the number of seeds generated is
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Figure 5. DNA Seed Generation
Hits finding: The second step in the BLAST algorithm
is to find matches (potential FISPs) between seeds and the
database stream. A substitution matrix is used for proteins
in order to obtain the substitution scores for pairwise
sequence segments, ff the substitution score is above a
threshold T, the system considers these segments to be
High-Scoring Pairs (HSPs).
Hits extension: The final step is to extend the HSPs
found in the second step in both directions to complete the
alignment. The most widely used implementation of
BLAST looks at ungapped alignments only. Nonetheless
current versions of NCBf BLAST provide gapped
alignments too. The extension process terminates either
when it reaches the end of one sequence, or when the
score decreases sufficiently to a falloffparameter F [13].
NCBI BLAST is able to perform five different
similarity searches, namely BLASTn, BLASTp, BLASTx,
tBLASTn, and tBLASTx (see Table 1 below).
Table 1. Various searches of BLAST
BLASTn is a member of the BLAST program package
which searches DNA sequences against DNA database.
Due to the high degree of conservation in DNA sequences,
the High-Scoring Pairs in the second step of BLASTn are
the exact matches between query seeds and database
stream. BLASTp is the most widely used program for
aligning a Protein sequence against a Protein database.
Instead of finding exact matches, it looks for non-
identical pairs that generate high similarity scores by
using similarity substitution matrices, such as PAM and
BLOSUM62. One HSP stands for a pair of similar
fragments with a score above the threshold T.
The other three members of BLAST searches require
translation. A nucleotide sequence can be translated into
protein sequences in 6 different frames. Searches are
processed against all 6 frames to get the final BLAST
result.
3. Our Proposed FPGA-based Web Server
for Efficient Biological Sequence Alignment
Figure 6 presents our FPGA-based web server for
biological sequence analysis. The web server consists of
an HTML based web interface, a MySQL database for
storing the queries and results, a list of biological
sequence database, a database of FPGA configuration, a
host application that services user requests, and FPGA co¬
processors) that accelerate the sequence alignment tasks.
The web interface takes all the parameters needed for one
unknown query as following:
• sequence symbol type i.e. DNA, RNA, or Protein
sequences
• Alignment task e.g. Smith-Waterman, Needleman-
Wunsch, BLASTn, BLASTp.
• Query sequence: Here the query sequence length
and the alignment task dictate the configuration(s)
to be downloaded to the FPGA(s), ifneed be.
• match score i.e. the score attributed to a symbol
match. This is supplied in the form of a
substitution matrix e.g. BLOSUM matrix.
• gap penalties: This could be either linear or affine.
The gap penalty is loaded to the FPGA co¬
processor at run time.
• match score thresholds: e.g. the HSPs threshold T
and the fall-off parameter F in the case of the
BLAST algorithm.
When the user submits a query, a unique ID is given
for checking the result. A MySQL database is used to
store all query information with the unique ID into a
query list. The host application manages communications
between the MySQL database, sequence databases, and
FPGA configurations on the one hand, and the FPGA






BLASTn Nucleotide Nucleotide None
BLASTp Protein Protein None
BLASTx Nucleotide Protein Query
tBLASTn Protein Nucleotide Database






















Figure 6. Proposed FPGA-based Web Server for Efficient Biological Sequence Alignment
The FPGA coprocessors are initially configured with
the most commonly used configurations by the host
application. The subject sequence databases are loaded
into host memory. When a query comes, the host
application will check if FPGA coprocessors need to be
reconfigured. Since many users might be requesting the
server at the same time, several processes would run
concurrently on the same FPGA chip, and/or across many
FPGA chips. Efficient partitioning and scheduling
algorithms need to be employed to minimize the average
user waiting time. After the configuration of the FPGA
co-processor(s), the host application processes the
incoming query set before sending it to FPGA
coprocessor, and configures the FPGA with query
coefficients according to the query sequence submitted.
The selected database sequences are sent from the host
memory to the FPGA processor(s) for the alignment
executions. At the end ofprocessing, alignment results are
collected by the host application and stored into a result
list in the MySQL database. The users can obtain the
results through their unique ID via a web interface to the
MySQL database.
4. Real Implementation: an FPGA-based Web
Server for DP-based Pairwise Sequence
Alignment
In order to demonstrate our proposed FPGA-based
web server, we implemented a prototype web server on an
HP ProLiant DL145 server with a Celoxica RCHTX
FPGA board, and run a generic FPGA skeleton for DP-
based pairwise sequence alignment on it. The following
first describes our generic skeleton, before
implementation results are presented.
4.1 A Generic FPGA Skeleton for DP-based
Pairwise Sequence Alignment
Figure 7 presents a generic systolic architecture for
DP-based pairwise sequence alignment [14]. Each
processing array (PE) in the array consists of control logic,
coefficient RAM and computation logic.
Figure 7. Linear Processor Elements array architecture of
pairwise biological sequence alignment with single pass
Given the DNA sequences comprise only four
nucleotides, whereas protein sequences comprise fivefold
larger variety of sequence characters, it is much easier to
detect patterns of sequence similarity between protein
sequences than between DNA sequences [13]. Pearson
[14, 15, 16] has proven that searches with a protein
sequence encoded by a DNA sequence against a DNA
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sequence database yield far fewer significant matches
than searches using the corresponding protein sequence.
Hence, we conducted the web server implementation on
Smith-Waterman algorithm for protein sequence and
extended it to all the variances of DP based bio-sequence
alignment. Figure 8 illustrates the PE
architecture/behaviour for a DP pairwise sequence
alignment algorithm with linear gap penalty. Control logic
separates the different database subject sequence
calculations. Coefficient RAMs are run-time
reconfigurable according to the query sequence in hand
(one column of substitution matrix coefficients are stored
in one RAM). Given that each coefficient is 2-bit wide for
DNA and 5-bit wide for proteins, and that there are 21
elements in one column, distributed memory on FPGAs is
used to implement the coefficient RAMs. The
computation logic is tailored to the parameters of dynamic
programming algorithms in hand, i.e. sequence type,
alignment type, gap penalty, etc.
denoted as:
0(m, n) = m * passNum + n — 1 (5)
where passNum presents the amount of passes that one
query needs. passNum is calculate as follows:
^"-=1^1 M
where querylength is the length of the query sequence,
and PENum is the maximum number of PEs that can be
fitted into the FPGA chip in hand. Hence, the single pass
design can be considered as a special case of multiple
pass design with passNum = 1 , which gives the best
throughput.
Figure 8. Processor Element for pairwise biological
sequence alignment using the Smith-Waterman algorithm
As each processing element copes with one residue
from the query sequence, the computation complexity of a
single pass linear array of processing elements is reduced
from quadratic to linear, as denoted below:
0(m, n) = m + n — 1 (4)
where 0(m,n) represents the number of clock cycles
spent on each query sequence with length n aligned to a
subject sequence database ofm residues.
In the case of longer sequences, due to the possible
resource limitation of the FPGA chip in hand, our design
can be tailored to cope with this by folding the systolic
array and using several alignment passes instead of just
one, at the expense of longer processing time (Figure 9).
The complexity of the design with multiple passes is
Figure 9. Linear Processor Element (PE) array
architecture for pairwise biological sequence alignment
with multiple passes
The above described skeleton has been captured in
Handel-C, which makes it FPGA-platform independent.
Indeed, since our Handel-C description did not use any
specific FPGA resource or placement constraints, it can
be easily retargeted to a variety of FPGA platforms e.g.
fforn Xilinx and Altera.
Compared to previously reported FPGA-based
biological sequence alignment accelerators [18-22], our
FPGA-based web server solution has been designed to be
platform-independent with a service-based model of
operation in mind. Detailed comparison between our
implementation and previously reported FPGA-based
biological sequence alignment accelerators is presented in
[24],
4.2 Implementation Results
As mentioned above, our FPGA-based web server has
been targeted to an HP ProLiant DL145, which has an
AMD 64bit processor and a Celoxica RCHTX FPGA
board. The latter has a Xilinx Virtex 4 LX160-11 FPGA
chip on it. All data transfer between the host application
and FPGA coprocessor pass through the Hyper-Transport
interface and is supported by the DSM library in Handel-
C. Celoxica DK5 suite and Xilinx ISE 9.1 i were used to
compile our Handel-C code into FPGA configurations
(bitstreams).
The performance of the resulting FPGA-based web
server is illustrated with a single core implementation of
the Smith-Waterman algorithm on the Virtex-4 FPGA,
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using the Swiss-Prot Protein database as a sequence
database. A single processing element of a systolic array
implementing the Smith-Waterman algorithm with linear
gap penalty and a processing word length of 16 bits,
consumes —110 slices. Consequently, we were able to fit
in -500 PEs on a Xilinx Virtex 4 LX160 -11 FPGA.
We also compared our FPGA implementation with
equivalent optimised software implementation running on
the Dual-Core AMD Opteron™ processor 2218, and
captured in C++. A set of 100 queries of 250 residues is
chosen to align against the latest Swiss-Prot database [23]
as a test bench. The processing time of a single core
FPGA implementation was 188.4 seconds (i.e. 3min 8sec)
while it was 28840 seconds (i.e. 8 hours 36sec) for the
software implementation. This means that our FPGA
implementation outperforms an equivalent software
implementation by 150x.
We also performed power consumption measurements
for both hardware and software implementations, using a
power meter. Factoring the execution time, the total
energy consumed by our FPGA-based web server
implementation was 2.09 Wh (i.e. 7542 Joule), whereas
the software implementation consumed 360.5 Wh (i.e.
1297800 Joule), for the same set of queries. This means
that our FPGA-based web server implementation is 172x
more energy efficient than the software implementation.
This shows that FPGAs offer a high performance and low
power platform for biological sequence alignment
applications.
It is worth noting that since the computation
complexity of the software implementation grows
quadratically with the sequence sizes, while it grows
linearly in the case of FPGA implementation, the more
PEs we can fit on FPGAs, the better the speed up figure
we get.
5. Conclusion
In this paper, we have presented the design and
implementation of an FPGA-based web server for
biological sequence alignment, where FPGA coprocessors
are used for the acceleration of sequence alignment tasks.
A demonstrator FPGA-based web server was
implemented on an FIP ProLiant DL145 server with a
Celoxica RCHTX FPGA board containing one Xilinx
Virtex 4 LX160-11 FPGA chip. Using a highly
parameterisable FPGA skeleton for pairwise sequence
alignment, our FPGA-based web server implementation
outperformed an equivalent optimised software
implementation of the Smith-Waterman algorithm by
I50x, while consuming I72x less energy. This shows
FPGAs to be an efficient and efficacious computing
platform for biological sequence alignment applications.
The work presented in this paper is part of a bigger
effort by the authors which aims to harness the
computational performance and reprogrammability
features of FPGAs in the field of Bioinformatics and
Computational Biology. Future work includes the
extension of the library of biological sequence analysis
algorithms implemented on the server including profile
F1MM searches, various BLAST algorithm variations, and
phylogenetic tree construction algorithms.
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Abstract—We present in this paper the detailed FPGA design
of the Maximum Parsimony method for molecular-based
phylogenetic analysis and its implementation on a Xilinx Virtex-4
FPGA chip. This is the first FPGA implementation of this
method for nucleotide sequence data ever reported in the
literature. The hardware architecture consists of a linear systolic
array composed of 20 processing elements each of which
performing the SankofPs algorithm for a different tree topology
in parallel. This array computes the scores of all theoretically
possible trees for a given number of taxa in several iterations.
The currently supported maximum number of taxa is 12 but this
number can be easily increased. Furthermore, the resulting
implementation outperforms an equivalent desktop-based
software implementation (using PAUP software) by several
orders of magnitude. The speed-up values achieved by the
hardware implementation can reach over 20,000x for the 12-taxa
case. This is achieved through harnessing both coarse-grain and
fine-grain parallelism available in the algorithm and
corresponding hardware implementation platform.
I. Introduction
Phylogenetic analysis is the investigation of the evolution
and relationships among organisms which is widely used in
the fields of system biology and comparative genomics [1], It
is particularly vital in drug and vaccine development. In
molecular based phylogenetic analysis, the relationship
between species is estimated by inferring the common history
of their genes and then phylogenetic trees are constructed to
illustrate evolutionary relationships among genes and
organisms [1] [2].
However, phylogenetic tree construction is a
computationally intensive operation and desktop computers
alone cannot be relied upon to perform this task within
acceptable execution times with the number of theoretically
possible tree topologies growing at an exponential rate with
the number of species under consideration (e.g. over 30 hours
for the case of 12 species). Hence, it is mandatory to utilize
faster computing platforms to bring the execution time of this
application to a reasonable range. Field Programmable Gate
Arrays (FPGAs) have been recently proposed as an
efficacious and efficient implementation platform for
phylogenetic analysis due to their flexible computing and
memory architecture which gives them ASIC-like
performance with the added programmability feature [3] [4]
[5] [6] [7] [8] [9]. As such, they form the implementation
platform of choice in this paper.
There are various phylogenetic tree construction and
phylogenetic analysis methods using different strategies. In
this paper, we concentrate on the Maximum Parsimony (MP)
method which is one of the most widely used and most
accurate tree construction method. The design and
implementation of an FPGA core for parsimony analysis
employing Sankoffs dynamic programming algorithm is
presented in this paper. A real hardware implementation of the
designed core was achieved on a Xilinx Virtex-4 FPGA chip.
To our knowledge, this is the first FPGA implementation of
this method for nucleotide sequence data ever reported in the
literature.
The remainder of this paper will first present essential
background information on the Maximum Parsimony (MP)
method for molecular based phylogenetic tree construction.
Then, the design and implementation of our FPGA core for
the MP method will be elaborated. Following this,
implementation results are presented and then evaluated
comparatively with equivalent software implementations
running on a desktop computer. Finally, conclusions are laid
out with plans for future work.
II. Maximum Parsimony
Molecular-based phylogenetic analysis estimates the
relationship between species by inferring the common history
of their genes through comparing homologous sites with each
other. For this reason, sequences under investigation are
multiply aligned by some specific algorithms so that
homologous sites form columns in the alignment. These
alignments are used to construct phylogenetic trees which
illustrate evolutionary relationships among genes and
organisms.
Diagrams depicting the relationship of species resemble
the structure of a tree. Hence, they are called phylogenetic
trees. There are two types of phylogenetic tree, rooted or
unrooted. Rooted phylogenetic trees are drawn with a root to
the left. Figure 1 shows an example unrooted phylogenetic
tree. It can be seen that phylogenetic trees are strictly
bifurcated (binary).
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There are various methods to reconstruct phylogenetic trees
from nucleotide acid sequence alignments in molecular data
based phylogenetic analysis. In this paper, the maximum
parsimony (MP) method [10] was employed to find the best
phylogenetic tree for a given number of taxa.
The maximum parsimony (MP) method is one of the most
widely used discrete character method in molecular
phylogenetic analysis [2]. It operates on a character-state
matrix which is typically an aligned set of DNA or protein
sequences where the states are the nucleotides (i.e. A, C, G,
and T) for DNA sequences and symbols of 20 amino acids for
protein sequences.
The MP method operates by defining an objective function
which returns a score for any input tree topology. This tree
score is used to rank all possible trees according to the chosen
optimality criterion to find the optimal tree topologies. This
process will be discussed in the following subsections .
A. Parsimony Analysis
Parsimony criterion is the number of character changes
required to explain all nodes of a tree at every sequence
position for a given set of aligned sequences. The total amount
of character change required by any given tree is called the
length of that tree. In parsimony analysis, the aim is to find
the tree topologies with the smallest length. Calculating the
length of a given tree will be explained and illustrated later in
this subsection.
An unrooted binary tree contains T-2 internal nodes, 2T-3
branches and T terminal nodes representing sequences of T
taxa. The length of an arbitrarily chosen tree r under
parsimony criterion is given by the following equation:
£(»•)=Z 1/ (1)
7=1
In equation 1, N is the number of sites in the sequence
alignment and lj is the length for single site j which is the
minimum amount of character change implied by a
reconstruction where a character-state X;j is assigned to each
node i for each site j. Note that character-state assignments of
the terminal nodes are fixed by the input sequences of T taxa.
Equation 2 shows the calculation of lj.
2T-3
I j— X) *-a(k),b(k) (2)
k= 1
In equation 2, a(k) and b(k) represent the states assigned to
the nodes at either end of branch k whereas cxy is the cost of
change from state x to state y. There are various cost schemes
which can be represented as a cost matrix that assigns a cost
for the change between each pair of character states. An
important point is that cost matrices are symmetric meaning
that cxy is equal to Cy*. As a consequence, the length of a tree is
the same regardless of the position of the root. Therefore, the
search among tree space can be conducted over unrooted trees
rather than rooted trees.
It is possible to calculate a tree length for one site by
evaluating all possible rT 2 character-state reconstructions
where r is the number of states (r = 4 for DNA sequences or r
=20 for protein sequences).However, there is a need for better
ways to determine the minimum lengths since the evaluation
of rT 2 reconstructions will take a considerable amount of time
and storage when the number of taxa under consideration
grows. For this purpose, we will employ a straightforward
dynamic programming algorithm namely Sankoff s algorithm
[11] which is illustrated in subsection II-B below.
B. Sankoff's Algorithm
Dynamic programming algorithms operate by solving a set
of subproblems and then assembling those solutions to find an
optimal solution for the whole problem. In the case of
Sankoffs algorithm, the best length achievable for each
subtree is determined given each of the possible state
assignments to each node, while moving from the tips toward
the root of the tree. An optimal length for the full tree is
obtained when the root is reached.
T C C A
3
Fig. 2. An example tree topology with conditional subtree length vectors for
each node
SankofFs algorithm operates on conditional subtree length
vectors which are depicted by the rectangular boxes in the tree
shown in figure 2. It can be seen that for each node i, there is
an associated conditional subtree vector S, containing the
minimum possible lengths S;k of the subtree descending from
node i if it is assigned state k. Working from the tips toward
the root, the algorithm proceeds by filling in the vector at each
node based on the values assigned to the pair of vectors above
the regarding node. Note that for the terminal nodes, vectors
are initialized to 0 for the states actually observed in the
sequence alignment or to infinity otherwise. The algorithm
will be illustrated based on the tree shown in figure 2. An
important point is that for symmetric cost matrices, an
unrooted tree can be arbitrarily rooted to determine the
minimum tree length in this algorithm.
We start with the calculation of the vector values of node 1.
For each element k of this vector, the costs associated with
each of the four possible state assignments to each of the child
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nodes K and L and the cost needed to reach these states from
state k are considered. For node 1, these calculations are
simple since it is ancestral to two terminal nodes. Hence, only
one state needs to be considered for each child node. For
example, the minimum length of the subtree descending from
node 1 assuming that state A is assigned to node 1 is equal to
the sum of the cost of a change from A to T in the left branch
and the cost of a change from A to C in the right branch (s1A =
Cat + cAc = 4 + 4 = 8). In the same manner, s)c is the sum of
cCT (left branch) and cCc (right branch) giving the value of 1.
Continuing like this, we obtain the entire conditional subtree
length vector for node 1 as shown in figure 3. With the same
procedure, we compute the elements of the vector for node 2
as shown in figure 4. On the other hand, calculations for node
3 are more complicated since we must consider each of the
four state assignments to each of the child nodes 1 and 3 for
each state k at its node. Figure 5 shows the computation of the
conditional subtree length vector for node 3.
The conditional vector S3 contains the minimum possible
lengths for the full tree given each of the four possible state
assignments to the root. The minimum of these tree lengths is
the tree length we seek, which is 5 in our case as can be seen
in figure 5. Note that different rooting of the tree in figure 2
would yield the same length.
This algorithm provides a way to calculate the minimum
tree length for any character on any tree under any cost
scheme. The total length of a given tree can be computed by
repeating the mentioned procedure for each character in the
sequence alignment and then adding up all of the obtained
minimum lengths for the characters which can be multiplied
beforehand by different weights depending on the importance
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Fig. 3. Calculation of the conditional subtree length vector for node 1
A C G T A C G T


















1| 8 18 1
\u± HF
A
min(8,5,9.5) min(12,1,12,2) min(9.5,8.5) min(12,2.12.i;
+■ + +
min(4,8.6.9) min(8,4.9,6) min(5,8.5.9) min(8.5.9,5)
=5+4=9 =1+4=5 = 5 + 5 = 10 =1+5=6
Fig. 4. Calculation of the conditional subtree length vector for node 2
Fig. 5. Calculation of the conditional subtree length vector for node 3
C. Searchingfor Optimal Trees
Since the length of a tree under parsimony criterion can be
calculated using SankofPs algorithm, the search over the tree
space can now be started to find the optimal tree. However,
there is a need for an algorithm to generate all possible trees to
be evaluated under parsimony criterion. Such an algorithm
recursively adds the nlh taxon in a stepwise manner to all
possible trees containing the first n-1 taxa until all T taxa have
been joined. The details of this algorithm can be found in [1].
D. PAUP
PAUP (Phylogenetic Analysis Using Parsimony) [12] is a
phylogenetic analysis program using NEXUS format for input
data files. It includes support for the maximum parsimony,
maximum likelihood and distance methods as well as some
additional capabilities. Details of PAUP can be found in its
user manual, command reference manual and quick start
tutorial in [13].
III. Hardware Implementation
SankofPs algorithm requires calculation of the conditional
subtree length vector for every internal node in a tree.
However, some of these vectors can be computed at the same
time. For example, in the 10-taxa tree shown in figure 6,
computations for nodes on the same line can be done in
parallel. Vectors of nodes on different lines are computed
consecutively starting from the first line until the root node is
reached. FPGAs can take advantage of this parallelism of
Sankoffs algorithm to accelerate it by computing several
node vectors concurrently. For the tree topology in figure 6,
FPGA hardware would calculate 2, 4 and 2 node vectors in
parallel in the first, second and third clock cycles, respectively.
In the fourth clock cycle, a vector for the root node would be
calculated to obtain the minimum length (score) of the tree.
Hence, the score of the tree is computed in four clock cycles
in total rather than the nine cycles required in the case of
sequential node calculations. An important point is that the
tree under consideration should be rooted in a way so that the
left and right subtrees of the rooted tree will have almost the
same number of taxa to maximize the available parallelism
(i.e. tree balancing).
Figure 7 shows the hardware architecture which computes
the subtree length vectors of the nucleotides (i.e. A, C, G, and
T). In this architecture, registers LregA, LregC, LregG and
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LregT represent the elements of the vector of the left hand
side upper node (e.g. node 1 in figure 5) whereas registers
RregA, RregC, RregG and RregT represent the elements of the
vector of the right hand side upper node (e.g. node 2 in figure
5).
Left Subtree Right Subtree
Fig. 6. Tree topology illustrating the parallelism of the Sankoff s algorithm
Each of these registers are added up with three different
specific cost values (i.e. C^c, CA2G, CA2T, CC2G, CC2T, CG2T) to
obtain three subscores (e.g. S_A2C_L, S_A2G_L, S_A2T_L
for LregA) and then each register and its associated three
subscores (e.g. S C2A L, SG2AL, S_T2A for LregA) are
inputted to the combinational block Min to find the minimum
of these values MinX Y (X=A, C, G or T and Y=L or R).
Furthermore, two minimum values for each nucleotide (e.g.
MinA_L and MinA R for A) are added to obtain the scores
for each nucleotide (i.e. S_A, S_C, S_G, S_T) which are the
elements of the vector of the target node (e.g. node 3 in figure
5).
Since we have an architecture which computes the
conditional vector, we can use it within a linear systolic array
to implement the complete Sankoff s algorithm in FPGA as
explained in subsection III-A below. Also, subsection IIT-B
elaborates on the inner structure of the processing element
constituting this array.
A. Linear Systolic Array Implementation ofthe Sankojfs
Algorithm
Figure 8 shows a linear systolic array which implements the
Sankoff s algorithm. It is composed of several processing
elements PE„ each of which contains a number of sub-
elements with similar architecture as shown in figure 7, in
order to compute node vector values. Each PE calculates the
score of a different tree topology in parallel independently
from each other. Hence, the total number of PEs is equal to
the number of theoretically possible tree topologies for the
given number of taxa.
The architecture in figure 8 also comprises two FIFOs and
an FSM. The Input FIFO is fed by high level application
software running on the host computer with cost matrix, tree
topology and sequence alignment data in respective order.
Concurrently, the linear array reads the Input FIFO to first get
the values of the chosen cost matrix which are then shifted
through the processing elements within the array. Following
this, tree topology vectors whose number is equal to the
number of possible tree topologies are read and shifted
through the array independently to configure each PE to
operate on one specific tree topology.
Finally, nucleotide vectors composed of nucleotides at one
site of the sequence alignment under consideration are read
and shifted through the array one by one so as to enable the
processing elements to compute the scores for that specific
alignment site for all tree topologies in parallel. When the first
PE finishes its operation for one nucleotide vector, another
vector is read and shifted through the array until there is no
more nucleotide vector left in the Input FIFO. When every PE
is done with the last nucleotide vector, the total tree scores
computed by accumulating the score of each alignment site
during the whole process in each PE are shifted backwards
through the array into the Output FIFO to be read by the
application software. The FSM coordinates all these
operations of the PEs, Input FIFO and Output FIFO in
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accordance with control data coming from the application
software running on the host
Cost Matrix
Data
Fig. 8. Linear systolic array for the SankofFs algorithm
As mentioned before, the number of PEs in the linear array
is equal to the number of possible tree topologies. However,
considering the amount of resources in today's FPGAs, this is
not always feasible since there could be hundreds or even
thousands of theoretically possible tree topologies for a given
number of taxa. To solve this problem, the algorithm is
partitioned into small steps which are mapped onto a fixed
size linear systolic array [14] [15].
In this architecture, the tree evaluation process is performed
in numerous iterations (or passes) for each set of tree
topologies. Obviously, the number of iterations depends on
the number of possible tree topologies. The additional FIFO
in this architecture is used to store the sequence alignment
data shifted in the first pass which will be read by the array in
the next passes when the time comes for shifting all nucleotide
vectors through the array. On the other hand, the Input FIFO
is read to obtain a new set of tree topology vectors at each
pass while there is no need to read cost matrix data after the
first pass.
B. Architecture ofa Processing Element
Figure 9 shows the simplified inner structure of a
processing element which is mainly composed of DpathL and
DpathR blocks. Data read from the Input FIFO is shifted
through the array via linked Data registers in the PEs as
illustrated in figure 8 to be used by DpathL and DpathR
blocks which implement the Sankoff s algorithm on the left
and right subtrees (see figure 6) of a tree topology,
respectively. In the architecture, the score of the right branch
computed by the DpathR is inputted to the DpathL for the
calculation of the 4 elements of the root node vector which are
then inputted to the Min block to find the minimum of them.
The minimum value is the score of the tree at a specific site of
the sequence alignment under consideration. This score is
multiplied by the Weight register which holds the weight of
that site within the alignment and then, the obtained result is
added to the TotScore register which will hold the total score
of the tree topology when the computations for the last site in
the alignment is finished in the PE. The value of the TotScore
registers which are linked to each other are shifted backwards
into the Output FIFO as illustrated figure 8 when every PE in
the array is done with the computation of the total score of its
assigned tree topology.
Fig. 9. Simplified inner structure of a processing element (annotated numbers
represent number ofwords)
Figure 10 shows the simplified inner structure of the
DpathL block which contains one DpathUnitL block and three
DpathUnitR blocks. DpathUnitL and DpathUnitR blocks are
responsible from conditional node vector calculation (see
figure 7). Each DpathUnitR has 4 data inputs two ofwhich are
coming from outside the DpathUnitL and DpathUnitR blocks,
one ofwhich is coming from its Min & Add Op. block (whose
inner structure is shown in figure 7) and last of which is
coming from the Min & Add Op. block of the right hand side
neighbour DpathUnitR block. On the other hand, DpathUnitL
has 5 data inputs four of which are like those of DpathUnitR
and the fifth one (input R) is coming from outside the DpathL.
Also, the DpathUnitL and DpathUnitR blocks have control
inputs Cx that determine which data inputs will be registered.
For example, if Ccis asserted, input C will be stored in Lreg_l
in the next cycle. With various combinations of these control
signals, DpathL can compute conditional vectors of multiple
nodes (up to 4 nodes) in various topological forms at the same
cycle. Furthermore, DpathUnitL block of the DpathL is
employed to compute the root node vector of the tree under
consideration using its input R coming from DpathR (see
figure 9).
Note that DpathR has a similar structure to that of DpathL
but it has one less DpathUnitR block. So, it can compute
conditional vectors of up to 3 nodes concurrently. DpathL will
be explained more in detail next in this subsection.
DpathL block incorporates four arrays of registers (CostReg,
TreeStructReg, TaxaOrderReg and ResidueReg) which are fed
by the Data register shown in figure 9. CostReg stores the
values of the cost matrix which are used within Min & Add Op.
block of each DpathUnitL and DpathUnitR blocks while
TreeStructReg contains control configurations for the specific
tree topology. TreeStructReg is decoded to obtain appropriate
control signals for all multiplexers in the datapath with the
help of TreeStructlndReg incrementing by one at every cycle.
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Furthermore, ResidueReg keeps the nucleotides of the specific
site in the sequence alignment a set of which is applied to the
data inputs of the DpathUnitL and DpathUnitR blocks (i.e.
inputs A, B, E, F, J, K, N, and O) appropriately at every cycle.
The applied set of nucleotides is determined by the
TaxaOrderReg with the help of TaxaOrderlndReg which is
incremented every cycle by some value depending on the
current control configuration in TreeStructReg. Note that the
values of TreeStructReg and TaxaOrderReg at a time
constitute a tree topology vector whereas contents of
ResidueReg are obviously nucleotide vectors (see subsection
III-A).
With their architecture, DpathL and DpathR can process
any subtree topology with up to 8 and 6 taxa, respectively.
Finally, a processing element in the linear array can support a
tree topology with at most 12 taxa.
IV. Implementation Results
The MP method was implemented on an Alpha Data ADM-
XRC-4FX [16] PC1-X card with the array architecture detailed
lastly in subsection III-A, where the number of the processing
elements (PE) was 20. The card has a Xilinx Virtex-4
XC4VFX100 FPGA chip [17] mounted on it. Furthermore,
our design was captured in Verilog hardware description
language. ModelSim was employed to simulate the core with
a number of testbenches, whereas Xilinx ISE9.2 was used to
synthesize, place and route the design, and generate the
corresponding FPGA bitstream. The clock frequency of the
FPGA hardware was set to 70 MHz. Note that only one FPGA
bitstream is used to configure the FPGAs regardless of the
number of taxa under consideration.
A high level application process running on the host
computer was also built whose main duty was to write the cost
matrix data, tree topology data and sequence alignment data to
the input FIFO and then read the scores of the tree topologies
from the output FIFO of the FPGA with Direct Memory
Access (DMA) transfers. On the other hand, a small C
program was written to construct the tree topology data for
various numbers of taxa. Table I below shows the timing
performance figures of the FPGA implementation of the MP
method for up to 12 nucleotide sequences. It was assumed that
the cost of changes from a purine (A or G) to pyrimidine (C or
T) is two times the cost of changes from a purine to a purine
and pyrimidine to a pyrimidine. The length of the nucleotide
sequences was 898 where a two times higher weight was
applied to the changes occurring at the first position of the
codons compared to the second and third positions.
TABLE I
Timing Performance Figures of theHardware Implementation for
the MP Method
No. of No. of No. of Min. Average
Taxa Trees Iterations Score Time (s)
4 3 1 778 1.420
5 15 1 927 1.421
6 105 6 1,124 1.423
7 945 48 1,361 1.425
8 10,395 520 1,396 1.430
9 135,135 6,757 1,488 1.480
10 2,027,025 101,352 1,587 2.255
11 34,459,425 1,722,972 1,898 3.446
12 654,729,075 32,736,454 2,230 5.893
Each row in Table I is associated with some number of taxa
given in the first column where the second column presents
the number of unrooted tree topologies to be searched for that
specific number of taxa. Furthermore, the third column gives
the number of iterations required by the hardware core
considering the number of available PEs to complete the
processing of all trees (see subsection III-A) while the fourth
column shows the score of the most parsimonious tree found
during the exhaustive tree search. Finally, the fifth column
gives the average time in seconds taken by the hardware core




Fig. 10. Simplified inner structure of the DpathL block (annotated numbers represent number ofwords)
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For comparative purposes, Table II below shows the timing
figures of the PAUP software execution configured to operate
in the same way as the hardware implementation, with the
same nucleotide sequences. The software version was
executed on a 2.2 GHZ Intel Centrino Duo machine with 2
GB ofRAM running Windows XP operating system.
TABLE II

















Table III below provides the speed-up values of the
hardware implementation over the software implementation
(PAUP) for various numbers of taxa. It is obvious that the
hardware core outperforms PAUP hugely when the number of
taxa is over 8 with speed-up values reaching 21,606x for the
12-taxa case. For smaller numbers of taxa, the overhead of
distributing matrix data, tree topology data, and sequence
alignment data to the FPGA card from the host, and collecting
results back to the host from FPGA, surpasses the gain from
the parallel operation of the nodes on FPGAs, which is to be
expected.
TABLE III









In this paper, the detailed FPGA implementation of the
Maximum Parsimony method for molecular phylogenetic
analysis on a Xilinx Virtex-4 FPGA chip has been presented.
This is the first FPGA implementation of this method for
nucleotide sequence data ever reported in the literature to our
knowledge. The hardware architecture is a linear systolic
array composed of 20 processing elements each of which
performing the Sankoffs algorithm for a different tree
topology in parallel. This array computes the scores of all
theoretically possible trees for a given number of taxa in
several iterations. The currently supported maximum number
of taxa is 12 but this number can be easily improved by
cascading more DpathUnits in DpathL and DpathR blocks.
Furthermore, the resulting implementation outperforms an
equivalent desktop-based software implementation (PAUP) by
several orders ofmagnitude. The speed-up values achieved by
the hardware implementation can reach up to 21,606x for the
12-taxa case. The reasons behind this very high speed-up are
essentially twofold: the first is the coarse-grained parallelism
among processing elements, since each PE processes a
different tree topology in parallel with other PEs, and second
is the fine-grained parallelism achieved in each processing
element, as conditional vectors of several nodes on a specific
level of the tree topology under consideration are computed
concurrently (see figure 6).
The work presented in this paper is part of a bigger project
which aims to harness the computational performance and
re-configurability features of FPGAs in the field of
bioinformatics and computational biology. Future work
includes extending and improving the presented architecture
to be able to support computations of the tree topologies for
unlimited number of taxa by incorporating a reconfigurable
router into the design.
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